The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Computers
1986, volume: 35, number: 10

  1. Dominique Snyers, André Thayse
    Algorithmic State Machine Design and Automatic Theorem Proving: Dual Approaches to the Same Activity. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:853-861 [Journal]
  2. Kozo Kinoshita, Kewal K. Saluja
    Built-In Testing of Memory Using an On-Chip Compact Testing Scheme. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:862-870 [Journal]
  3. Raif M. Yanney, John P. Hayes
    Distributed Recovery in Fault-Tolerant Multiprocessor Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:871-879 [Journal]
  4. Stephen H. Unger, Chung-Jen Tan
    Clocking Schemes for High-Speed Digital Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:880-895 [Journal]
  5. Tom Rhyne, Noel R. Strader II
    A Signed Bit-Sequential Multiplier. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:896-901 [Journal]
  6. Balakrishna R. Iyer, Lorenzo Donatiello, Philip Heidelberger
    Analysis of Performability for Stochastic Models of Fault-Tolerant Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:902-907 [Journal]
  7. James R. Goodman, Honesty C. Young
    Comments on ``A Massive Memory Machine''. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:907-910 [Journal]
  8. Woei Lin, Chuan-lin Wu
    Reconfiguration Procedures for a Polymorphic and Partitionable Multiprocessor. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:910-916 [Journal]
  9. G. E. Bridges, Werner Pries, Robert D. McLeod, M. Yunik, P. Glenn Gulak, Howard C. Card
    Dual Systolic Architectures for VLSI Digital Signal Processing Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:916-923 [Journal]
  10. Elena Lodi, Linda Pagli
    A VLSI Solution to the Vertical Segment Visibility Problem. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:923-928 [Journal]
  11. Raouf N. Gorgui-Naguib, R. A. King
    Comments on "Matrix Processors Using p-Adic Arithmetic for Exact Linear Computations". [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:928-931 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002