The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Computers
1982, volume: 31, number: 11

  1. Richard E. Buehrer, Hans-Joerg Brundiers, Hans Benz, Bernard Bron, Hansmartin Friess, Walter Haelg, Hans Jürgen Halin, Anders Isacson, Milan Tadian
    The ETH-Multiprocessor EMPRESS: A Dynamically Configurable MIMD System. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:11, pp:1035-1044 [Journal]
  2. Kang G. Shin, Yann-Hang Lee, J. Sasidhar
    Design of HM2p - A Hierarchical Multimicroprocessor for General Purpose Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:11, pp:1045-1053 [Journal]
  3. Sun-Yuan Kung, K. S. Arun, Ron J. Gal-Ezer, D. V. Bhaskar Rao
    Wavefront Array Processor: Language, Architecture, and Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:11, pp:1054-1066 [Journal]
  4. Keki B. Irani, Kuo-Wei Chen
    Minimization of Interprocessor Communication for Parallel Computation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:11, pp:1067-1075 [Journal]
  5. Robert K. Montoye, Duncan H. Lawrie
    A Practical Algorithm for the Solution of Triangular Systems on a Parallel Processing System. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:11, pp:1076-1082 [Journal]
  6. Michel Dubois, Faye A. Briggs
    Effects of Cache Coherency in Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:11, pp:1083-1099 [Journal]
  7. Philip Heidelberger, Kishor S. Trivedi
    Queueing Network Models for Parallel Processing with Asynchronous Tasks. [Citation Graph (1, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:11, pp:1099-1109 [Journal]
  8. Mark A. Franklin, Donald F. Wann, William J. Thomas
    Pin Limitations and Partitioning of VLSI Interconnection Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:11, pp:1109-1116 [Journal]
  9. David W. L. Yen, Janak H. Patel, Edward S. Davidson
    Memory Interference in Synchronous Multiprocessor Systems. [Citation Graph (1, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:11, pp:1116-1121 [Journal]
  10. Dan I. Moldovan
    On the Analysis and Synthesis of VLSI Algorithms. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:11, pp:1121-1126 [Journal]
  11. Bruce W. Weide
    Modeling Unusual Behavior of Parallel Algorithms. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:11, pp:1126-1130 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002