The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Computers
2005, volume: 54, number: 8

  1. Tao Tao, Amar Mukherjee
    Pattern Matching in LZW Compressed File. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:8, pp:929-938 [Journal]
  2. Song Jiang, Xiaodong Zhang
    Making LRU Friendly to Weak Locality Workloads: A Novel Replacement Algorithm to Improve Buffer Cache Performance. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:8, pp:939-952 [Journal]
  3. Robert D. Kenney, Michael J. Schulte
    High-Speed Multioperand Decimal Adders. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:8, pp:953-963 [Journal]
  4. Jianbin Wei, Xiaobo Zhou, Cheng-Zhong Xu
    Robust Processing Rate Allocation for Proportional Slowdown Differentiation on Internet Servers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:8, pp:964-977 [Journal]
  5. Yi Zou, Krishnendu Chakrabarty
    A Distributed Coverage- and Connectivity-Centric Technique for Selecting Active Nodes in Wireless Sensor Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:8, pp:978-991 [Journal]
  6. Berk Sunar
    An Efficient Basis Conversion Algorithm for Composite Fields with Given Representations. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:8, pp:992-997 [Journal]
  7. Rajiv A. Ravindran, Robert M. Senger, Eric D. Marsman, Ganesh S. Dasika, Matthew R. Guthaus, Scott A. Mahlke, Richard B. Brown
    Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:8, pp:998-1012 [Journal]
  8. Arjan Durresi, Vamsi Paruchuri, S. Sitharama Iyengar, Rajgopal Kannan
    Optimized Broadcast Protocol for Sensor Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:8, pp:1013-1024 [Journal]
  9. Partha Pratim Pande, Cristian Grecu, Michael Jones, André Ivanov, Resve A. Saleh
    Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:8, pp:1025-1040 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002