The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. on CAD of Integrated Circuits and Systems
1984, volume: 3, number: 4

  1. Teofilo F. Gonzalez
    An Approximation Problem for the Multi-Via Assignment Problem. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:4, pp:257-264 [Journal]
  2. Rob A. Rutenbar, Trevor N. Mudge, Daniel E. Atkins
    A Class of Cellular Architectures to Support Physical Design Automation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:4, pp:264-278 [Journal]
  3. Dale E. Hocevar, Michael R. Lightner, Timothy N. Trick
    An Extrapolated Yield Approximation Technique for Use in Yield Maximization. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:4, pp:279-287 [Journal]
  4. James R. Armstrong
    Chip Level Modeling of LSI Devices. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:4, pp:288-297 [Journal]
  5. Jeong-Tyng Li, Malgorzata Marek-Sadowska
    Global Routing for Gate Array. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:4, pp:298-307 [Journal]
  6. A. Richard Newton, Alberto L. Sangiovanni-Vincentelli
    Relaxation-Based Electrical Simulation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:4, pp:308-331 [Journal]
  7. Tzu-Mu Lin, Carver Mead
    Signal Delay in General RC Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:4, pp:331-349 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002