The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. on CAD of Integrated Circuits and Systems
1994, volume: 13, number: 11

  1. Ganesh Gopalakrishnan, Erik Brunvand, Nick Michell, Steven M. Nowick
    A correctness criterion for asynchronous circuit validation and optimization. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1309-1318 [Journal]
  2. Amir H. Farrahi, Majid Sarrafzadeh
    Complexity of the lookup-table minimization problem for FPGA technology mapping. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1319-1332 [Journal]
  3. S. Parameswaran, M. F. Schulz
    Computer-aided selection of components for technology-independent specifications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1333-1350 [Journal]
  4. Jeff Griffith, Gabriel Robins, Jeffrey S. Salowe, Tongtong Zhang
    Closing the gap: near-optimal Steiner trees in polynomial time. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1351-1365 [Journal]
  5. Dirk Theune, Ralf Thiele, W. John, Thomas Lengauer
    Robust methods for EMC-driven routing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1366-1378 [Journal]
  6. M. Karim Moallemi, Hui Zhang
    A general numerical procedure for multilayer multistep IC process simulation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1379-1390 [Journal]
  7. Giorgio Casinovi, Jeen-Mo Yang
    Multi-level simulation of large analog systems containing behavioral models. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1391-1399 [Journal]
  8. Alberto Leone, Antonio Gnudi, Giorgio Baccarani
    Hydrodynamic simulation of semiconductor devices operating at low temperature. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1400-1408 [Journal]
  9. Jun-Fa Mao, Zheng-Fan Li
    Waveform relaxation solution of the ABCD matrices of nonuniform transmission lines for transient analysis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1409-1412 [Journal]
  10. S. Wayne Bollinger, Scott F. Midkiff
    Test generation for IDDQ testing of bridging faults in CMOS circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1413-1418 [Journal]
  11. Richard I. Hartley, Albert E. Casavant
    Optimizing pipelined networks of associative and commutative operators. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1418-1425 [Journal]
  12. Akira Kato, Mitsutaka Katada, Toyoharu Kamiya, Toyoki Ito, Tadashi Hattori
    A rapid, stable decoupled algorithm for solving semiconductor hydrodynamic equations. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1425-1428 [Journal]
  13. Irith Pomeranz, Sudhakar M. Reddy
    On determining symmetries in inputs of logic circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1428-1434 [Journal]
  14. Yasunori Sameshima, Yoshihiro Kitamura, Tomoo Fukazawa
    Multiple signature analysis method using fault simulation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:11, pp:1434-1437 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002