The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Circuits Syst. Video Techn.
2005, volume: 15, number: 5

  1. T. Chiang, Marco Mattavelli, Robert D. Turney
    Introduction to the Special Issue on Integrated Multimedia Platforms. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:589-592 [Journal]
  2. Anatoly Prihozhy, Marco Mattavelli, Daniel Mlynek
    Evaluation of the Parallelization Potential for Efficient Multimedia Implementations: Dynamic Evaluation of Algorithm Critical Path. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:593-608 [Journal]
  3. Kristof Denolf, Christophe De Vleeschouwer, Robert D. Turney, Gauthier Lafruit, Jan Bormans
    Memory Centric Design of an MPEG-4 Video Encoder. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:609-619 [Journal]
  4. Kun-Bin Lee, Tzu-Chieh Lin, Chein-Wei Jen
    An Efficient Quality-Aware Memory Controller for Multimedia Platform SoC. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:620-633 [Journal]
  5. Chia-Lin Yang, Hong-Wei Tseng, Chia-Chiang Ho, Ja-Ling Wu
    Software-Controlled Cache Architecture for Energy Efficiency. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:634-644 [Journal]
  6. Zhihai He, Yongfang Liang, Lulin Chen, Ishfaq Ahmad, Dapeng Wu
    Power-Rate-Distortion Analysis for Wireless Video Communication Under Energy Constraints. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:645-658 [Journal]
  7. Tien-Fu Chen, Chia-Ming Hsu, S.-R. Wu
    Flexible Heterogeneous Multicore Architectures for Versatile Media Processing Via Customized Long Instruction Words. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:659-672 [Journal]
  8. Massimo Ravasi, Marco Mattavelli
    High-Abstraction Level Complexity Analysis and Memory Architecture Simulations of Multimedia Algorithms. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:673-684 [Journal]
  9. Guobin Shen, Guang-ping Gao, Shipeng Li, Heung-Yeung Shum, Ya-Qin Zhang
    Accelerate Video Decoding With Generic GPU. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:685-693 [Journal]
  10. Chung-Bin Wu, C.-Y. Yao, Bin-Da Liu, Jar-Ferr Yang
    DCT-Based Adaptive Thresholding Algorithm for Binary Motion Estimation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:694-703 [Journal]
  11. Kuan-Hung Chen, Jiun-In Guo, Jinn-Shyan Wang, Ching-Wei Yeh, Jia-Wei Chen
    An Energy-Aware IP Core Design for the Variable-Length DCT/IDCT Targeting at MPEG4 Shape-Adaptive Transforms. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:704-715 [Journal]
  12. David Guevorkian, Aki Launiainen, Ville Lappalainen, Petri Liuha, Konsta Punkka
    A Method for Designing High-Radix Multiplier-Based Processing Units for Multimedia Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:716-725 [Journal]
  13. Mehboob Alam, Wael M. Badawy, Graham A. Jullien
    A New Time Distributed DCT Architecture for MPEG-4 Hardware Reference Model. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:5, pp:726-730 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002