The SCEAS System
Navigation Menu

Journals in DBLP

ACM Trans. Design Autom. Electr. Syst.
1997, volume: 2, number: 2

  1. Yann-Rue Lin, Cheng-Tsung Hwang, Allen C.-H. Wu
    Scheduling techniques for variable voltage low power designs. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1997, v:2, n:2, pp:81-97 [Journal]
  2. Franco Fummi, U. Rovati, Donatella Sciuto
    Functional design for testability of control-dominated architectures. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1997, v:2, n:2, pp:98-122 [Journal]
  3. Maciek Kormicki, Ausif Mahmood, Bradley S. Carlson
    Parallel logic simulation on a network of workstations using parallel virtual machine. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1997, v:2, n:2, pp:123-134 [Journal]
  4. Cheng-Hsing Yang, Chia-Chun Tsai, Jan-Ming Ho, Sao-Jie Chen
    Hmap: a fast mapper for EPGAs using extended GBDD hash tables. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1997, v:2, n:2, pp:135-150 [Journal]
  5. Wai-Kei Mak, D. F. Wong
    Board-level multiterminal net routing for FPGA-based logic emulation. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1997, v:2, n:2, pp:151-167 [Journal]
  6. Andrew B. Kahng, Sudhakar Muddu
    Analysis of RC interconnections under ramp input. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1997, v:2, n:2, pp:168-192 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002