The SCEAS System
Navigation Menu

Journals in DBLP

ACM Trans. Design Autom. Electr. Syst.
2004, volume: 9, number: 3

  1. Vijay Sundararajan, Sachin S. Sapatnekar, Keshab K. Parhi
    A new approach for integration of min-area retiming and min-delay padding for simultaneously addressing short-path and long-path constraints. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2004, v:9, n:3, pp:273-289 [Journal]
  2. Kevin M. Lepak, Min Xu, Jun Chen, Lei He
    Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2004, v:9, n:3, pp:290-309 [Journal]
  3. Juan de Vicente, Juan Lanchares, Román Hermida
    Annealing placement by thermodynamic combinatorial optimization. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2004, v:9, n:3, pp:310-332 [Journal]
  4. Andreas Dandalis, Viktor K. Prasanna
    An adaptive cryptographic engine for internet protocol security architectures. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2004, v:9, n:3, pp:333-353 [Journal]
  5. Jun Yang, Rajiv Gupta, Chuanjun Zhang
    Frequent value encoding for low power data buses. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2004, v:9, n:3, pp:354-384 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002