The SCEAS System
Navigation Menu

Journals in DBLP

Microprocessors and Microsystems
2006, volume: 30, number: 2

  1. Slobodan Bojanic, Gabriel Caffarena, Slobodan Petrovic, Octavio Nieto-Taladriz
    FPGA for pseudorandom generator cryptanalysis. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:2, pp:63-71 [Journal]
  2. Zoran A. Salcic, Dong Hui, Partha S. Roop, Morteza Biglari-Abhari
    HiDRA - A reactive multiprocessor architecture for heterogeneous embedded systems. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:2, pp:72-85 [Journal]
  3. Bing-Chang Lai, Phillip J. McKerrow, Jo Abrantes
    The abstract vector processor. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:2, pp:86-101 [Journal]
  4. Kai-Feng Wang, Zhenzhou Ji, Ming-Zeng Hu
    Simultaneous multithreading trace processors: Improving trace processors performance. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:2, pp:102-116 [Journal]
  5. Dimitri Kagaris, Rajesh Aakuthota, Anila Verma
    Maximum sequence test pattern generators with irreducible characteristic polynomials. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:2, pp:117-123 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002