The SCEAS System
Navigation Menu

Journals in DBLP

Microprocessors and Microsystems
2005, volume: 29, number: 6

  1. V. Kalenteridis, H. Pournara, K. Siozios, Konstantinos Tatas, Nikolaos Vassiliadis, I. Pappas, G. Koutroumpezis, Spiridon Nikolaidis, S. Siskos, D. J. Soudris
    A complete platform and toolset for system implementation on fine-grain reconfigurable hardware. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2005, v:29, n:6, pp:247-259 [Journal]
  2. Chunlin Li, Layuan Li
    A distributed decomposition policy for computational grid resource allocation optimization based on utility functions. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2005, v:29, n:6, pp:261-272 [Journal]
  3. Kai-Feng Wang, Zhenzhou Ji, Mingzeng Hu
    Path-based next N trace prefetch in trace processors. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2005, v:29, n:6, pp:273-288 [Journal]
  4. Y. C. Jiang, Z. Y. Xia, S. Y. Zhang
    A novel defense model for dynamic topology network based on mobile agent. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2005, v:29, n:6, pp:289-297 [Journal]
  5. Pasquale Corsonello, Stefania Perri, Paolo Zicari, Giuseppe Cocorullo
    Microprocessor-based FPGA implementation of SPIHT image compression subsystems. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2005, v:29, n:6, pp:299-305 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002