The SCEAS System
Navigation Menu

Journals in DBLP

Microprocessors and Microsystems
2002, volume: 26, number: 9-10

  1. Babu Mailachalam, T. Srikanthan
    Area-time issues in the VLSI implementation of self organizing map neural networks. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2002, v:26, n:9-10, pp:399-406 [Journal]
  2. Raghukul Tilak, Alan D. George, Robert W. Todd
    Layered interactive convergence for distributed clock synchronization. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2002, v:26, n:9-10, pp:407-420 [Journal]
  3. Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang
    A performance perspective on the Active Memory System. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2002, v:26, n:9-10, pp:421-432 [Journal]
  4. Meng Joo Er, Bak Heng Kee, Chee Chong Tan
    Design and development of an intelligent controller for a pole-balancing robot. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2002, v:26, n:9-10, pp:433-448 [Journal]
  5. Meng Joo Er, Chang Boon Low, Khuan Holm Nah, Moo Heng Lim, Shee Yong Ng
    Real-time implementation of a dynamic fuzzy neural networks controller for a SCARA. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2002, v:26, n:9-10, pp:449-461 [Journal]
  6. Kari Jyrkkä, Olli Silvén, Olli Ali-Yrkkö, Ryan Heidari, Heikki Berg
    Component-based development of DSP software for mobile communication terminals. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2002, v:26, n:9-10, pp:463-474 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002