The SCEAS System
Navigation Menu

Journals in DBLP

Microprocessors and Microsystems
2007, volume: 31, number: 1

  1. Michalis D. Galanis, Athanasios Milidonis, George Theodoridis, Dimitrios Soudris, Constantinos E. Goutis
    Automated framework for partitioning DSP applications in hybrid reconfigurable platforms. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2007, v:31, n:1, pp:1-14 [Journal]
  2. Jung-Hi Min, Hojung Cha, Vason P. Srini
    Dynamic power management of DRAM using accessed physical addresses. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2007, v:31, n:1, pp:15-24 [Journal]
  3. Ming Z. Zhang, Hau T. Ngo, Vijayan K. Asari
    Multiplier-less VLSI architecture for real-time computation of multi-dimensional convolution. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2007, v:31, n:1, pp:25-37 [Journal]
  4. Shehryar Shaheen, Donal Heffernan, Gabriel Leen
    A gateway for time-triggered control networks. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2007, v:31, n:1, pp:38-50 [Journal]
  5. Rama Sangireddy
    Register port complexity reduction in wide-issue processors with selective instruction execution. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2007, v:31, n:1, pp:51-62 [Journal]
  6. Jong Wook Kwak, Chu Shik Jhon
    Dynamic per-branch history length adjustment to improve branch prediction accuracy. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2007, v:31, n:1, pp:63-76 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002