The SCEAS System
Navigation Menu

Journals in DBLP

Microelectronics Reliability
2006, volume: 46, number: 1

  1. V. Huard, M. Denais, C. R. Parthasarathy
    NBTI degradation: From physical mechanisms to modelling. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:1-23 [Journal]
  2. Y. C. Chou, D. Leung, R. Grundbacher, R. Lai, Q. Kan, P. H. Liu, D. Eng, T. Block, A. Oki
    Gate metal interdiffusion induced degradation in space-qualified GaAs PHEMTs. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:24-40 [Journal]
  3. J. D. Wu, P. J. Zheng, C. W. Lee, S. C. Hung, J. J. Lee
    A study in flip-chip UBM/bump reliability with effects of SnPb solder composition. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:41-52 [Journal]
  4. Michael Pecht, Yuliang Deng
    Electronic device encapsulation using red phosphorus flame retardants. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:53-62 [Journal]
  5. M. Agostinelli, S. Lau, S. Pae, P. Marzolf, H. Muthali, S. Jacobs
    PMOS NBTI-induced circuit mismatch in advanced technologies. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:63-68 [Journal]
  6. S. Chatterjee, Y. Kuo, J. Lu, J.-Y. Tewg, P. Majhi
    Electrical reliability aspects of HfO2 high-k gate dielectrics with TaN metal gate electrodes under constant voltage stress. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:69-76 [Journal]
  7. Bradford L. Hunter, Brian K. Butka
    Damped transient power clamps for improved ESD protection of CMOS. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:77-85 [Journal]
  8. Hamid R. Zarandi, Seyed Ghassem Miremadi
    A fault-tolerant cache architecture based on binary set partitioning. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:86-99 [Journal]
  9. Hyong Tae Kim, Chang Seop Song, Hae Jeong Yang
    Algorithm for automatic alignment in 2D space by object transformation. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:100-108 [Journal]
  10. Jaroslaw Legierski, Boguslaw Wiecek, Gilbert De Mey
    Measurements and simulations of transient characteristics of heat pipes. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:109-115 [Journal]
  11. Z. Radivojevic, I. Kassamakov, M. Oinonen, H. Saarikko, H. Seppanen, P. Vihinen
    Transient IR imaging of light and flexible microelectronic devices. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:116-123 [Journal]
  12. Amir Rajabzadeh, Seyed Ghassem Miremadi
    Transient detection in COTS processors using software approach. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:124-133 [Journal]
  13. M. Matters-Kammerer, U. Mackens, K. Reimann, R. Pietig, D. Hennings, B. Schreinemacher, R. Mauczok, S. Gruhlke, C. Martiny
    Material properties and RF applications of high k and ferrite LTCC ceramics. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:134-143 [Journal]
  14. T. Braun, K.-F. Becker, M. Koch, V. Bader, Rolf Aschenbrenner, Herbert Reichl
    High-temperature reliability of Flip Chip assemblies. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:144-154 [Journal]
  15. K. M. Chen, D. S. Jiang, N. H. Kao, J. Y. Lai
    Effects of underfill materials on the reliability of low-K flip-chip packaging. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:155-163 [Journal]
  16. Yao Zhao, Mingzhen Xu, Changhua Tan
    Effect of reverse substrate bias on ultra-thin gate oxide n-MOSFET degradation under different stress modes. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:164-168 [Journal]
  17. A. Caddemi, G. Crupi, N. Donato
    Temperature effects on DC and small signal RF performance of AlGaAs/GaAs HEMTs. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:169-173 [Journal]
  18. B. Vermeersch, Gilbert De Mey
    Thermal impedance plots of micro-scaled devices. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:174-177 [Journal]
  19. J. F. Luo, Y. Ji, T. X. Zhong, Y. Q. Zhang, J. Z. Wang, J. P. Liu, N. H. Niu, J. Han, X. Guo, G. D. Shen
    EBSD measurements of elastic strain fields in a GaN/sapphire structure. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:178-182 [Journal]
  20. Jung-Hyuk Koh, Tae-Geun Kim
    Reliability of Pb(Mg, Nb)O3-Pb(Zr, Ti)O3 multilayer ceramic piezoelectric actuators by Weibull method. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:183-188 [Journal]
  21. Andrzej Szymanski, Ewa Kurjata-Pfitzner
    Effects of package and process variation on 2.4GHz analog integrated circuits. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:189-193 [Journal]
  22. Mile K. Stojcev
    Stephen Brown Zvonko Vranesic, Fundamental of Digital Logic with Verilog Design, McGraw Hill, Boston, 2004, Hardcover, pp 844, plus XX, ISBN 0-07-121359-7. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:194-195 [Journal]
  23. Mile K. Stojcev
    John P. Hayes, Computer Architecture and Organization, Third ed., McGraw-Hill Book Company, Inc., Boston, 1988, Softcover, pp 604, plus XIV, ISBN 0-07-115997-5. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:196-197 [Journal]
  24. Mile K. Stojcev
    S. Sutherland, S. Davidman and P. Flake, System Verilog for Design: A Guide to Using System Verilog for Hardware Design and Modeling Hardcover, Kluwer Academic Publishers, Norwell, MA (2004) ISBN 1-4020-7530-8 pp 374, plus XXVIII, euro 119. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:1, pp:198-199 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002