The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Micro
2007, volume: 27, number: 5

  1. Partha Kundu, Li-Shiuan Peh
    Guest Editors' Introduction: On-Chip Interconnects for Multicores. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:3-5 [Journal]
  2. Thomas William Ainsworth, Timothy Mark Pinkston
    Characterizing the Cell EIB On-Chip Network. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:6-14 [Journal]
  3. David Wentzlaff, Patrick Griffin, Henry Hoffmann, Liewei Bao, Bruce Edwards, Carl Ramey, Matthew Mattina, Chyi-Chang Miao, John F. Brown III, Anant Agarwal
    On-Chip Interconnection Architecture of the Tile Processor. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:15-31 [Journal]
  4. Mike Butts
    Synchronization through Communication in a Massively Parallel Processor Array. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:32-40 [Journal]
  5. Paul Gratz, Changkyu Kim, Karthikeyan Sankaralingam, Heather Hanson, Premkishore Shivakumar, Stephen W. Keckler, Doug Burger
    On-Chip Interconnection Networks of the TRIPS Chip. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:41-50 [Journal]
  6. Yatin Hoskote, Sriram Vangal, Arvind Singh, Nitin Borkar, Shekhar Borkar
    A 5-GHz Mesh Interconnect for a Teraflops Processor. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:51-61 [Journal]
  7. David Arditti Ilitzky, Jeffrey D. Hoffman, Anthony Chun, Brando Perez Esparza
    Architecture of the Scalable Communications Core's Network on Chip. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:62-74 [Journal]
  8. Antonio Pullini, Federico Angiolini, Srinivasan Murali, David Atienza, Giovanni De Micheli, Luca Benini
    Bringing NoCs to 65 nm. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:75-85 [Journal]
  9. Ümit Y. Ogras, Radu Marculescu, Hyung Gyu Lee, Puru Choudhary, Diana Marculescu, Michael Kaufman, Peter Nelson
    Challenges and Promising Results in NoC Prototyping Using FPGAs. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:86-95 [Journal]
  10. John D. Owens, William J. Dally, Ron Ho, D. N. Jayasimha, Stephen W. Keckler, Li-Shiuan Peh
    Research Challenges for On-Chip Interconnection Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:96-108 [Journal]
  11. Richard Stern
    Federal Appeals Court Sees Potential Antitrust Violation in Standardization Skullduggery. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:109-110 [Journal]
  12. Shane Greenstein
    Dog Days for Broadband. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:111-112 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002