The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. VLSI Syst.
1995, volume: 3, number: 4

  1. Carl Ebeling, Larry McMurchie, Scott Hauck, Steven M. Burns
    Placement and routing tools for the Triptych FPGA. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1995, v:3, n:4, pp:473-482 [Journal]
  2. Jie Gong, Daniel D. Gajski, Alexandru Nicolau
    Performance evaluation for application-specific architectures. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1995, v:3, n:4, pp:483-490 [Journal]
  3. Gaetano Borriello, Carl Ebeling, Scott Hauck, Steven M. Burns
    The Triptych FPGA architecture. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1995, v:3, n:4, pp:491-501 [Journal]
  4. William Fornaciari, Fabio Salice
    A new architecture for the automatic design of custom digital neural network. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1995, v:3, n:4, pp:502-506 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002