The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. VLSI Syst.
2000, volume: 8, number: 2

  1. Marcelo Lubaszewski, Salvador Mir, Vladimir Kolarik, C. Nielsen, Bernard Courtois
    Design of self-checking fully differential circuits and boards. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:113-128 [Journal]
  2. Thomas M. Conte, Kishore N. Menezes, Sumedh W. Sathaye, Mark C. Toburen
    System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:129-137 [Journal]
  3. Scott Hauck, Matthew M. Hosler, Thomas W. Fry
    High-performance carry chains for FPGA's. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:138-147 [Journal]
  4. Janardhan H. Satyanarayana, Keshab K. Parhi
    Theoretical analysis of word-level switching activity in the presence of glitching and correlation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:148-159 [Journal]
  5. Leilei Song, Keshab K. Parhi, I. Kuroda, T. Nishitani
    Hardware/software codesign of finite field datapath for low-energy Reed-Solomon codecs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:160-172 [Journal]
  6. Jin-Hyuk Yang, Byoung-Woon Kim, Sang-Joon Nam, Young-Su Kwon, Dae-Hyun Lee, Jong-Yeol Lee, Chan-Soo Hwang, Yong-Hoon Lee, Seung Ho Hwang, In-Cheol Park, Chong-Min Kyung
    MetaCore: an application-specific programmable DSP development system. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:173-183 [Journal]
  7. Johnny Öberg, A. Kumar, Ahmed Hemani
    Grammar-based hardware synthesis from port-size independent specifications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:184-194 [Journal]
  8. Yehea I. Ismail, Eby G. Friedman
    Effects of inductance on the propagation delay and repeater insertion in VLSI circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:195-206 [Journal]
  9. Frederik Vermeulen, Francky Catthoor, Diederik Verkest, Hugo De Man
    Formalized three-layer system-level model and reuse methodology for embedded data-dominated applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:207-216 [Journal]
  10. David Kinniment, Alexandre Yakovlev, B. Gao
    Synchronous and asynchronous A-D conversion. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:217-220 [Journal]
  11. Ronald D. Blanton, John P. Hayes
    On the design of fast, easily testable ALU's. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:220-223 [Journal]
  12. Tapan J. Chakraborty, Vishwani D. Agrawal, Michael L. Bushnell
    Path delay fault simulation of sequential circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:2, pp:223-228 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002