The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. VLSI Syst.
2001, volume: 9, number: 3

  1. Alberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi
    Stream synthesis for efficient power simulation based on spectral transforms. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:3, pp:417-426 [Journal]
  2. Wanli Jiang, Bapiraju Vinnakota
    Defect-oriented test scheduling. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:3, pp:427-438 [Journal]
  3. M. Cavadini, M. Wosnitza, G. Troster
    Multiprocessor system for high-resolution image correlation in real time. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:3, pp:439-449 [Journal]
  4. Woojin Jin, Yungseon Eo, William R. Eisenstadt, Jongin Shim
    Fast and accurate quasi-three-dimensional capacitance determination of multilayer VLSI interconnects. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:3, pp:450-460 [Journal]
  5. Tomás Bautista, Antonio Núñez
    Quantitative study of the impact of design and synthesis options on processor core performance. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:3, pp:461-473 [Journal]
  6. Johnson Kin, Chunho Lee, William H. Mangione-Smith, Miodrag Potkonjak
    Exploring the diversity of multimedia systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:3, pp:474-485 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002