Jeffrey M. Arnold The Architecture and Development Flow of the S5 Software Configurable Processor. [Citation Graph (0, 0)][DBLP] VLSI Signal Processing, 2007, v:47, n:1, pp:3-14 [Journal]
David B. Thomas, Wayne Luk High Quality Uniform Random Number Generation Using LUT Optimised State-transition Matrices. [Citation Graph (0, 0)][DBLP] VLSI Signal Processing, 2007, v:47, n:1, pp:77-92 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP