The SCEAS System
Navigation Menu

Journals in DBLP

Concurrency and Computation: Practice and Experience
2006, volume: 18, number: 11

  1. Peter M. W. Knijnenburg
    Special Issue: 10th International Workshop on Compilers for Parallel Computers (CPC 2003). [Citation Graph (0, 0)][DBLP]
    Concurrency and Computation: Practice and Experience, 2006, v:18, n:11, pp:1333-1334 [Journal]
  2. Akimasa Yoshida
    An overlapping task assignment scheme for hierarchical coarse-grain task parallel processing. [Citation Graph (0, 0)][DBLP]
    Concurrency and Computation: Practice and Experience, 2006, v:18, n:11, pp:1335-1351 [Journal]
  3. Christoph W. Keßler, Andrzej Bednarski
    Optimal integrated code generation for VLIW architectures. [Citation Graph (0, 0)][DBLP]
    Concurrency and Computation: Practice and Experience, 2006, v:18, n:11, pp:1353-1390 [Journal]
  4. Enric Gibert, F. Jesús Sánchez, Antonio González
    Instruction scheduling for a clustered VLIW processor with a word-interleaved cache. [Citation Graph (0, 0)][DBLP]
    Concurrency and Computation: Practice and Experience, 2006, v:18, n:11, pp:1391-1411 [Journal]
  5. Karine Heydemann, François Bodin, Peter M. W. Knijnenburg, Laurent Morin
    UFS: a global trade-off strategy for loop unrolling for VLIW architectures. [Citation Graph (0, 0)][DBLP]
    Concurrency and Computation: Practice and Experience, 2006, v:18, n:11, pp:1413-1434 [Journal]
  6. Robert A. van Engelen, Kyle A. Gallivan, Burt Walsh
    Parametric timing estimation with Newton-Gregory formulae. [Citation Graph (0, 0)][DBLP]
    Concurrency and Computation: Practice and Experience, 2006, v:18, n:11, pp:1435-1463 [Journal]
  7. David Gregg, M. Anton Ertl
    Optimizing code-copying JIT compilers for virtual stack machines. [Citation Graph (0, 0)][DBLP]
    Concurrency and Computation: Practice and Experience, 2006, v:18, n:11, pp:1465-1484 [Journal]
  8. William Jalby, Christophe Lemuet, Sid Ahmed Ali Touati
    An efficient memory operations optimization technique for vector loops on Itanium 2 processors. [Citation Graph (0, 0)][DBLP]
    Concurrency and Computation: Practice and Experience, 2006, v:18, n:11, pp:1485-1508 [Journal]
  9. Jeyarajan Thiyagalingam, Olav Beckmann, Paul H. J. Kelly
    Is Morton layout competitive for large two-dimensional arrays yet? [Citation Graph (0, 0)][DBLP]
    Concurrency and Computation: Practice and Experience, 2006, v:18, n:11, pp:1509-1539 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002