The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Design & Test of Computers
2009, volume: 26, number: 4


  1. From the EIC: Building and verifying hardware at a higher level of abstraction. [Citation Graph (, )][DBLP]


  2. Guest Editors' Introduction: Raising the Abstraction Level of Hardware Design. [Citation Graph (, )][DBLP]


  3. An Introduction to High-Level Synthesis. [Citation Graph (, )][DBLP]


  4. High-Level Synthesis: Past, Present, and Future. [Citation Graph (, )][DBLP]


  5. Virtual Roundtable: User Perspectives. [Citation Graph (, )][DBLP]


  6. Lessons and Experiences with High-Level Synthesis. [Citation Graph (, )][DBLP]


  7. High-Level Dataflow Transformations Using Taylor Expansion Diagrams. [Citation Graph (, )][DBLP]


  8. Hardware Coprocessor Synthesis from an ANSI C Specification. [Citation Graph (, )][DBLP]


  9. Subword Switching Activity Minimization to Optimize Dynamic Power Consumption. [Citation Graph (, )][DBLP]


  10. Statistical High-Level Synthesis under Process Variability. [Citation Graph (, )][DBLP]


  11. Functional Equivalence Verification Tools in High-Level Synthesis Flows. [Citation Graph (, )][DBLP]


  12. CEDA Currents. [Citation Graph (, )][DBLP]


  13. Design Automation Technical Committee Newsletter. [Citation Graph (, )][DBLP]


  14. Book Review: A physical-design picture book. [Citation Graph (, )][DBLP]


  15. Test Technology TC Newsletter. [Citation Graph (, )][DBLP]


  16. The Last Byte: The HLS tipping point. [Citation Graph (, )][DBLP]

NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002