|
Search the dblp DataBase
Neil W. Bergmann:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Neil W. Bergmann, Anwar S. Dawood
Adaptive Interfacing with Reconfigurable Computers. [Citation Graph (0, 0)][DBLP] ACSAC, 2001, pp:11-18 [Conf]
- David Brodrick, Anwar S. Dawood, Neil W. Bergmann, Melanie Wark
Error Detection for Adaptive Computing Architectures in Spacecraft Applications. [Citation Graph (0, 0)][DBLP] ACSAC, 2001, pp:19-26 [Conf]
- Neil W. Bergmann, John A. Williams, Jie Han, Yi Chen
A Process Model for Hardware Modules in Reconfigurable System-on-Chip. [Citation Graph (0, 0)][DBLP] ARCS Workshops, 2006, pp:205-214 [Conf]
- David A. Kearney, Neil W. Bergmann
Performance evaluation of asynchronous logic pipelines with data dependent processing delays. [Citation Graph (0, 0)][DBLP] ASYNC, 1995, pp:4-13 [Conf]
- David A. Kearney, Neil W. Bergmann
Bundled Data Asynchronous Multipliers with Data Dependent Computation Times. [Citation Graph (0, 0)][DBLP] ASYNC, 1997, pp:186-197 [Conf]
- Neil W. Bergmann, J. Craig Mudge
Automated Assistance for the Telemeeting Lifecycle. [Citation Graph (0, 0)][DBLP] CSCW, 1994, pp:373-384 [Conf]
- Reid B. Porter, Kevin McCabe, Neil W. Bergmann
An Applications Approach to Evolvable Hardware. [Citation Graph (0, 0)][DBLP] Evolvable Hardware, 1999, pp:170-174 [Conf]
- John W. Williams, Neil Bergmann
Embedded Linux as a Platform for Dynamically Self-Reconfiguring Systems-on-Chip. [Citation Graph (0, 0)][DBLP] ERSA, 2004, pp:163-169 [Conf]
- Neil W. Bergmann, John A. Williams, Peter Waldeck
Egret: A Flexible Platform for Real-Time Reconfigurable Systems on Chip. [Citation Graph (0, 0)][DBLP] Engineering of Reconfigurable Systems and Algorithms, 2003, pp:300-303 [Conf]
- Tien-Lung Lee, Neil W. Bergmann
An Interface Methodology for Retargettable FPGA Peripherals. [Citation Graph (0, 0)][DBLP] Engineering of Reconfigurable Systems and Algorithms, 2003, pp:167-173 [Conf]
- Neil W. Bergmann, Yuk Ying Chung, Bernard K. Gunther
Efficient implementation of the DCT on custom computers. [Citation Graph (0, 0)][DBLP] FCCM, 1997, pp:244-245 [Conf]
- John A. Williams, Neil W. Bergmann, X. Xie
FIFO Communication Models in Operating Systems for Reconfigurable Computing. [Citation Graph (0, 0)][DBLP] FCCM, 2005, pp:277-278 [Conf]
- John A. Williams, I. Syed, J. Wu, Neil W. Bergmann
A Reconfigurable Cluster-on-Chip Architecture with MPI Communication Layer. [Citation Graph (0, 0)][DBLP] FCCM, 2006, pp:351-352 [Conf]
- Chin Mun Wee, Peter R. Sutton, Neil W. Bergmann, John A. Williams
VPN Acceleration Using Reconfigurable System-On-Chip Technology. [Citation Graph (0, 0)][DBLP] FCCM, 2006, pp:281-282 [Conf]
- Gordon J. Brebner, Neil W. Bergmann
Reconfigurable Computing in Remote and Harsh Environments. [Citation Graph (0, 0)][DBLP] FPL, 1999, pp:195-204 [Conf]
- Neil W. Bergmann, Peter R. Sutton
A High-Performance Computing Module for a Low Earth Orbit Satellite Using Reconfigurable Logic. [Citation Graph (0, 0)][DBLP] FPL, 1998, pp:416-420 [Conf]
- Chin Mun Wee, Peter R. Sutton, Neil W. Bergmann
An FPGA Network Architecture for Accelerating 3DES - CBC. [Citation Graph (0, 0)][DBLP] FPL, 2005, pp:654-657 [Conf]
- Yi Lu, Neil W. Bergmann
Dynamic Loading of Peripherals on Reconfigurable System-on-Chip. [Citation Graph (0, 0)][DBLP] FPT, 2005, pp:279-280 [Conf]
- Neil W. Bergmann, Yuk Ying Chung
Video Compression on FPGA-Based Custom Computers. [Citation Graph (0, 0)][DBLP] ICIP (1), 1997, pp:361-364 [Conf]
- Wilfried Osberger, Neil W. Bergmann, Anthony J. Maeder
An Automatic Image Quality Assessment Technique Incorporating Higher Level Perceptual Factors. [Citation Graph (0, 0)][DBLP] ICIP (3), 1998, pp:414-418 [Conf]
- Sunil Shukla, Neil W. Bergmann, Jürgen Becker
QUKU: A Two-Level Reconfigurable Architecture. [Citation Graph (0, 0)][DBLP] ISVLSI, 2006, pp:109-116 [Conf]
- Neil W. Bergmann, Peter Waldeck, John A. Williams
A Catalog of Hardware Acceleration Techniques for Real-Time Reconfigurable System on Chip. [Citation Graph (0, 0)][DBLP] IWSOC, 2003, pp:112-115 [Conf]
- Peter Waldeck, Neil W. Bergmann
Dynamic Hardware-Software Partitioning on Reconfigurable System-on-Chip. [Citation Graph (0, 0)][DBLP] IWSOC, 2003, pp:102-105 [Conf]
- Reid B. Porter, Neil W. Bergmann
Evolving FPGA Based Cellular Automata. [Citation Graph (0, 0)][DBLP] SEAL, 1998, pp:114-121 [Conf]
- Vera Y. Chung, Man To Wong, Neil W. Bergmann
Fast search block-matching motion estimation algorithm using FPGA. [Citation Graph (0, 0)][DBLP] VCIP, 2000, pp:913-921 [Conf]
- Anwar S. Dawood, Neil W. Bergmann, Zulfi Asdani, Boris Bravo
Adaptive FIR filter design and implementation empowered by reconfigurable FPGAs. [Citation Graph (0, 0)][DBLP] VCIP, 2000, pp:1601-1612 [Conf]
- A. Cheung, Mohammed Bennamoun, Neil W. Bergmann
An Arabic optical character recognition system using recognition-based segmentation. [Citation Graph (0, 0)][DBLP] Pattern Recognition, 2001, v:34, n:2, pp:215-233 [Journal]
- Chin Mun Wee, Peter R. Sutton, Neil W. Bergmann, John A. Williams
Multi Stream Cipher Architecture for Reconfigurable System-on-Chip. [Citation Graph (0, 0)][DBLP] FPL, 2006, pp:1-4 [Conf]
- Sunil Shukla, Neil W. Bergmann, Jürgen Becker
QUKU: A FPGA Based Flexible Coarse Grain Architecture Design Paradigm using Process Networks. [Citation Graph (0, 0)][DBLP] IPDPS, 2007, pp:1-7 [Conf]
- Sunil Shukla, Neil W. Bergmann, Jürgen Becker
QUKU: A Fast Run Time Reconfigurable Platform for Image Edge Detection. [Citation Graph (0, 0)][DBLP] ARC, 2006, pp:93-98 [Conf]
QUKU: A Coarse Grained Paradigm for FPGAs. [Citation Graph (, )][DBLP]
Automatic Self-Reconfiguration of System-on-Chip Peripherals. [Citation Graph (, )][DBLP]
Operating System Integration and Performance of a Multi Stream Cipher Architecture for Reconfigurable System-on-Chip. [Citation Graph (, )][DBLP]
System Level Design Methodology for Hybrid Multi-Processor SoC on FPGA. [Citation Graph (, )][DBLP]
Design Exploration for FPGA-Based Multiprocessor Architecture: JPEG Encoding Case Study. [Citation Graph (, )][DBLP]
A Hybrid Reconfigurable Cluster-on-Chip Architecture With Message Passing Interface For Image Processing Applications. [Citation Graph (, )][DBLP]
An ILP formulation for architectural synthesis and application mapping on FPGA-based hybrid multi-processor SOC. [Citation Graph (, )][DBLP]
A Web Server Based Edge Detector Implementation in FPGA. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.328secs
|