The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yue Qian: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yong-ran Chen, Xing-yun Qi, Yue Qian, Wen-hua Dou
    PMPS(3): A Performance Model of Parallel Systems. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:344-350 [Conf]

  2. Analysis of communication delay bounds for network on chips. [Citation Graph (, )][DBLP]


  3. Applying network calculus for performance analysis of self-similar traffic in on-chip networks. [Citation Graph (, )][DBLP]


  4. From 2D to 3D NoCs: A case study on worst-case communication performance. [Citation Graph (, )][DBLP]


  5. Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002