The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Hon Nin Cheung: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hon Nin Cheung, Li-minn Ang, Kamran Eshraghian
    Parallel Architecture for the Implementation of the Embedded Zerotree Wavelet Algorithm. [Citation Graph (0, 0)][DBLP]
    ACAC, 2000, pp:3-8 [Conf]
  2. Maolin Tang, Kamran Eshraghian, Hon Nin Cheung
    An Efficient Aopproach to Constrained Via Minimization for Two-Layer VLSI Routing. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1999, pp:149-152 [Conf]
  3. Li-minn Ang, Hon Nin Cheung
    Hardware implementation of the depth first search bit stream SPIHT system. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:518-521 [Conf]
  4. Li-minn Ang, Hon Nin Cheung, Kamran Eshraghian
    VLSI decoder architecture for embedded zerotree wavelet algorithm. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 1999, pp:141-144 [Conf]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002