The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Haakon Dybdahl: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Haakon Dybdahl, Per Stenström
    Enhancing Last-Level Cache Performance by Block Bypassing and Early Miss Determination. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:52-66 [Conf]
  2. Haakon Dybdahl, Marius Grannæs, Lasse Natvig
    Cache Write-Back Schemes for Embedded Destructive-Read DRAM. [Citation Graph (0, 0)][DBLP]
    ARCS, 2006, pp:145-159 [Conf]
  3. Haakon Dybdahl, Per Stenström, Lasse Natvig
    A Cache-Partitioning Aware Replacement Policy for Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
    HiPC, 2006, pp:22-34 [Conf]

  4. An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002