The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mei Wen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Nan Wu, Mei Wen, Haiyan Li, Li Li, Chunyuan Zhang
    A Stream Architecture Supporting Multiple Stream Execution Models. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2005, pp:143-156 [Conf]
  2. Mei Wen, Nan Wu, Haiyan Li, Chunyuan Zhang
    Multiple-Dimension Scalable Adaptive Stream Architecture. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2004, pp:199-211 [Conf]
  3. Mei Wen, Nan Wu, Changqing Xun, Wei Wu, Chunyuan Zhang
    Optimization and Evaluating of StreamYGX2 on MASA Stream Processor. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:531-537 [Conf]
  4. Nan Wu, Mei Wen, Ju Ren, Yi He, Chunyuan Zhang
    Register Allocation on Stream Processor with Local Register File. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:545-551 [Conf]
  5. Haiyan Li, Mei Wen, Chunyuan Zhang, Nan Wu, Li Li, Changqing Xun
    Accelerated Motion Estimation of H.264 on Imagine Stream Processor. [Citation Graph (0, 0)][DBLP]
    ICIAR, 2005, pp:367-374 [Conf]
  6. Mei Wen, Chunyuan Zhang, Nan Wu, Haiyan Li, Li Li
    A Parallel Reed-Solomon Decoder on the Imagine Stream Processor. [Citation Graph (0, 0)][DBLP]
    ISPA, 2004, pp:28-33 [Conf]
  7. Mei Wen, Nan Wu, Haiyan Li, Chunyuan Zhang
    Multiple-Morphs Adaptive Stream Architecture. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:635-646 [Journal]
  8. Nan Wu, Qianming Yang, Mei Wen, Yi He, Changqing Xun, Chunyuan Zhang
    A Stream System-on-Chip Architecture for High Speed Target Recognition Based on Biologic Vision. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2007, pp:256-267 [Conf]

  9. SAT: A Stream Architecture Template for Embedded Applications. [Citation Graph (, )][DBLP]


  10. Load scheduling: Reducing pressure on distributed register files for free. [Citation Graph (, )][DBLP]


  11. Software parallel CAVLC encoder based on stream processing. [Citation Graph (, )][DBLP]


  12. Cache streamization for high performance stream processor. [Citation Graph (, )][DBLP]


  13. FT64: Scientific Computing with Streams. [Citation Graph (, )][DBLP]


  14. Streaming HD H.264 encoder on programmable processors. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002