|
Search the dblp DataBase
Pramod Kumar Meher:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Pramod Kumar Meher
Area-Time Efficient Systolic Architecture for the DCT. [Citation Graph (0, 0)][DBLP] Asia-Pacific Computer Systems Architecture Conference, 2005, pp:787-794 [Conf]
- Prafulla Kumar Behera, Pramod Kumar Meher
Prospects of Group-Based Communication in Mobile Ad hoc Networks. [Citation Graph (0, 0)][DBLP] IWDC, 2002, pp:174-183 [Conf]
- Pramod Kumar Meher
Systolic Designs for DCT Using a Low-Complexity Concurrent Convolutional Formulation. [Citation Graph (0, 0)][DBLP] IEEE Trans. Circuits Syst. Video Techn., 2006, v:16, n:9, pp:1041-1050 [Journal]
- Jagdish Chandra Patra, Ee-Luang Ang, Pramod Kumar Meher
A novel neural network-based linearization and auto-compensation technique for sensors. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
- Pramod Kumar Meher, Jagdish Chandra Patra
A new approach to secure distributed storage, sharing and dissemination of digital image. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
- Pramod Kumar Meher, Jagdish Chandra Patra, M. R. Meher
Low-complexity technique for secure storage and sharing of biomedical images. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
Systolic Formulation for Low-Complexity Serial-Parallel Implementation of Unified Finite Field Multiplication over GF(2m). [Citation Graph (, )][DBLP]
Concurrent systolic architecture for high-throughput implementation of 3-dimensional discrete wavelet transform. [Citation Graph (, )][DBLP]
Throughput-scalable hybrid-pipeline architecture for multilevel lifting 2-D DWT of JPEG 2000 coder. [Citation Graph (, )][DBLP]
Efficient systolization of cyclic convolution for systolic implementation of sinusoidal transforms. [Citation Graph (, )][DBLP]
Fully-pipelined efficient architectures for FPGA realization of discrete Hadamard transform. [Citation Graph (, )][DBLP]
An optimized design for serial-parallel finite field multiplication over GF(2m) based on all-one polynomials. [Citation Graph (, )][DBLP]
DNA Microarray Data Analysis: Effective Feature Selection for Accurate Cancer Classification. [Citation Graph (, )][DBLP]
Financial Prediction of Major Indices using Computational Efficient Artificial Neural Networks. [Citation Graph (, )][DBLP]
A New SOM-based Visualization Technique for DNA Microarray Data. [Citation Graph (, )][DBLP]
Discrete tchebichef transform-A fast 4x4 algorithm and its application in image/video compression. [Citation Graph (, )][DBLP]
A 2-D Systolic Array for High-Throughput Computation of 2-D Discrete Fourier Transform. [Citation Graph (, )][DBLP]
Low Power FIR Filter Realization Using Minimal Difference Coefficients: Part II - Algorithm. [Citation Graph (, )][DBLP]
Low Power FIR Filter Realization using Minimal Difference Coefficients: Part I - Complexity Analysis. [Citation Graph (, )][DBLP]
Merged-Cascaded Systolic Array for VLSI Implementation of Discrete Wavelet Transform. [Citation Graph (, )][DBLP]
An Improved SVD-Based Watermarking Technique for Image and Document Authentication. [Citation Graph (, )][DBLP]
Reduced-Complexity Concurrent Systolic Implementation of the Discrete Sine Transform. [Citation Graph (, )][DBLP]
VLSI Architecture for High-Speed / Low-Power Implementation of Multilevel Lifting DWT. [Citation Graph (, )][DBLP]
Reconfigurable execution core for high performance DSP applications. [Citation Graph (, )][DBLP]
Effective communication in ad hoc network of mobile users group. [Citation Graph (, )][DBLP]
Field Programmable Gate Array Implementation of a Neural Network-based Intelligent Sensor System. [Citation Graph (, )][DBLP]
Efficient Bit-Parallel Multipliers in Composite Fields. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|