The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Minxuan Zhang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Caixia Sun, Hongwei Tang, Minxuan Zhang
    Enhancing ICOUNT2.8 Fetch Policy with Better Fairness for SMT Processors. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:459-465 [Conf]
  2. Chengyi Zhang, Hongwei Zhou, Minxuan Zhang, Zuocheng Xing
    An Architectural Leakage Power Reduction Method for Instruction Cache in Ultra Deep Submicron Microprocessors. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:588-594 [Conf]
  3. Caixia Sun, Hongwei Tang, Minxuan Zhang
    A Fetch Policy Maximizing Throughput and Fairness for Two-Context SMT Processors. [Citation Graph (0, 0)][DBLP]
    APPT, 2005, pp:13-22 [Conf]
  4. Jingfei Jiang, Xiaoqiang Ni, Minxuan Zhang
    Reconfigurable Cipher Processing Framework and Implementation. [Citation Graph (0, 0)][DBLP]
    APPT, 2003, pp:509-519 [Conf]
  5. Caixia Sun, Minxuan Zhang
    Dual-Stack Return Address Predictor. [Citation Graph (0, 0)][DBLP]
    ICESS, 2004, pp:172-179 [Conf]
  6. Yimin Xia, Jun Luo, Minxuan Zhang
    Detecting Memory Access Errors with Flow-Sensitive Conditional Range Analysis. [Citation Graph (0, 0)][DBLP]
    ICESS, 2005, pp:320-331 [Conf]
  7. Minxuan Zhang, Caixia Sun
    Enhancing DCache Warn Fetch Policy for SMT Processors. [Citation Graph (0, 0)][DBLP]
    ISPA, 2005, pp:216-223 [Conf]
  8. Caixia Sun, Hongwei Tang, Minxuan Zhang
    Controlling Performance of a Time-Criticial Thread in SMT Processors by Instruction Fetch Policy. [Citation Graph (0, 0)][DBLP]
    PDCAT, 2006, pp:217-222 [Conf]
  9. Quanbao Sun, Liquan Xiao, Minxuan Zhang
    Look-Ahead Adaptive Routing on k -Ary n -Trees. [Citation Graph (0, 0)][DBLP]
    APPT, 2007, pp:441-449 [Conf]
  10. Qingying Deng, Minxuan Zhang, Jiang Jiang
    A Parallel Infrastructure on Dynamic EPIC SMT. [Citation Graph (0, 0)][DBLP]
    ICA3PP, 2007, pp:165-176 [Conf]
  11. Xinhua Tian, Minxuan Zhang
    A Unified Compressed Cache Hierarchy Using Simple Frequent Pattern Compression and Partial Cache Line Prefetching. [Citation Graph (0, 0)][DBLP]
    ICESS, 2007, pp:142-153 [Conf]
  12. Quanbao Sun, Minxuan Zhang, Liquan Xiao
    Hardware-Based Multicast with Global Load Balance on k-ary n-trees. [Citation Graph (0, 0)][DBLP]
    ICPP, 2007, pp:21- [Conf]
  13. Qingying Deng, Minxuan Zhang, Jiang Jiang
    Register File Management and Compiler Optimization on EDSMT. [Citation Graph (0, 0)][DBLP]
    ISPA Workshops, 2007, pp:394-403 [Conf]
  14. Qingying Deng, Minxuan Zhang, Jiang Jiang
    A Parallel Infrastructure on Dynamic EPIC SMT and Its Speculation Optimization. [Citation Graph (0, 0)][DBLP]
    ISPA, 2007, pp:235-244 [Conf]

  15. Towards Online Application Cache Behaviors Identification in CMPs. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002