Search the dblp DataBase
Himanshu Thapliyal :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Himanshu Thapliyal , M. B. Srinivas A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures. [Citation Graph (0, 0)][DBLP ] Asia-Pacific Computer Systems Architecture Conference, 2005, pp:805-817 [Conf ] Himanshu Thapliyal , M. B. Srinivas The New BCD Subtractor and Its Reversible Logic Implementation. [Citation Graph (0, 0)][DBLP ] Asia-Pacific Computer Systems Architecture Conference, 2006, pp:466-472 [Conf ] Himanshu Thapliyal , M. B. Srinivas , Hamid R. Arabnia Design And Analysis of A VLSI Based High Performance Low Power Parallel Square Architecture. [Citation Graph (0, 0)][DBLP ] AMCS, 2005, pp:72-76 [Conf ] Himanshu Thapliyal , A. Rameshwar , Rajnish Bajpai , Hamid R. Arabnia Novel NAND and AND Gate Using DNA Ligation and Two Transistors Implementations. [Citation Graph (0, 0)][DBLP ] CDES, 2006, pp:130-134 [Conf ] Himanshu Thapliyal , M. B. Srinivas , Hamid R. Arabnia Design for A Fast And Low Power 2's Complement Multiplier. [Citation Graph (0, 0)][DBLP ] CDES, 2005, pp:165-167 [Conf ] Himanshu Thapliyal , M. B. Srinivas , Rameshwar Rao , Hamid R. Arabnia Verilog Coding Style for Efficient Synthesis In FPGA. [Citation Graph (0, 0)][DBLP ] CDES, 2005, pp:85-90 [Conf ] Himanshu Thapliyal , Vishal Verma , Hamid R. Arabnia A Double Precision Floating Point Multiplier Suitably Designed for FPGAs and ASICs. [Citation Graph (0, 0)][DBLP ] CDES, 2006, pp:36-38 [Conf ] Himanshu Thapliyal , Hamid R. Arabnia Modified Carry Look Ahead BCD Adder With CMOS and Reversible Logic Implementation. [Citation Graph (0, 0)][DBLP ] CDES, 2006, pp:64-69 [Conf ] Himanshu Thapliyal , Hamid R. Arabnia A Reversible Programmable Logic Array (RPLA) Using Fredkin and Feynman Gates for Industrial Electronics and Applications. [Citation Graph (0, 0)][DBLP ] CDES, 2006, pp:70-76 [Conf ] Himanshu Thapliyal , Sumedha K. Gupta Design of Novel Reversible Carry Look-Ahead BCD Subtractor. [Citation Graph (0, 0)][DBLP ] ICIT, 2006, pp:253-258 [Conf ] Saurabh Kotiyal , Himanshu Thapliyal , M. B. Srinivas , Hamid R. Arabnia VLSI Implementation of O(n*n) Sorting Algorithms And Their Hardware Comparison. [Citation Graph (0, 0)][DBLP ] CSC, 2005, pp:74-77 [Conf ] Himanshu Thapliyal , Hamid R. Arabnia High Speed Efficient N Bit by N Bit Division Algorithm and Architecture Based on Ancient Indian Vedic Mathematics. [Citation Graph (0, 0)][DBLP ] ESA/VLSI, 2004, pp:413-416 [Conf ] Himanshu Thapliyal , Hamid R. Arabnia A Time-Area-Power Efficient Multiplier and Square Architecture Based on Ancient Indian Vedic Mathematics. [Citation Graph (0, 0)][DBLP ] ESA/VLSI, 2004, pp:434-439 [Conf ] Himanshu Thapliyal , Hamid R. Arabnia A Novel Parallel Multiply and Accumulate (V-MAC) Architecture Based on Ancient Indian Vedic Mathematics. [Citation Graph (0, 0)][DBLP ] ESA/VLSI, 2004, pp:440-446 [Conf ] Himanshu Thapliyal , M. B. Srinivas , Hamid R. Arabnia A Need of Quantum Computing: Reversible Logic Synthesis of Parallel Binary Adder-Subtractor. [Citation Graph (0, 0)][DBLP ] ESA, 2005, pp:60-68 [Conf ] Himanshu Thapliyal , M. B. Srinivas , Hamid R. Arabnia A Reversible Version of 4 x 4 Bit Array Multiplier With Minimum Gates and Garbage Outputs. [Citation Graph (0, 0)][DBLP ] ESA, 2005, pp:106-116 [Conf ] Himanshu Thapliyal , M. B. Srinivas , Hamid R. Arabnia Reversible Logic Synthesis of Half, Full and Parallel Subtractors. [Citation Graph (0, 0)][DBLP ] ESA, 2005, pp:165-181 [Conf ] Pallavi Devi Gopineedi , Himanshu Thapliyal , M. B. Srinivas , Hamid R. Arabnia Novel and Efficient 4: 2 and 5: 2 Compressors with Minimum Number of Transistors Designed for Low-Power Operations. [Citation Graph (0, 0)][DBLP ] ESA, 2006, pp:160-168 [Conf ] Himanshu Thapliyal , M. B. Srinivas , Hamid R. Arabnia Faster RSA Encryption/Decryption Architecture Using an Efficient High Speed Overlay Multiplier. [Citation Graph (0, 0)][DBLP ] Security and Management, 2005, pp:40-44 [Conf ] Himanshu Thapliyal , M. B. Srinivas , Hamid R. Arabnia Implementation of A Fast Square In RSA Encryption/Decryption Architecture. [Citation Graph (0, 0)][DBLP ] Security and Management, 2005, pp:371-374 [Conf ] Himanshu Thapliyal , Anvesh Ramasahayam , Vivek Reddy Kotha , Kunul Gottimukkula , M. B. Srinivas Modified Montgomery Modular Multiplication Using 4: 2 Compressor and CSA Adder. [Citation Graph (0, 0)][DBLP ] DELTA, 2006, pp:414-417 [Conf ] Vishal Verma , Himanshu Thapliyal A High Speed Efficient N x N Bit Multiplier Based on Ancient Indian Vedic Mathematics. [Citation Graph (0, 0)][DBLP ] VLSI, 2003, pp:361-365 [Conf ] Himanshu Thapliyal , Saurabh Kotiyal , M. B. Srinivas Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2006, pp:387-392 [Conf ] Himanshu Thapliyal , A. Prasad Vinod Designing Efficient Online Testable Reversible Adders With New Reversible Gate. [Citation Graph (0, 0)][DBLP ] ISCAS, 2007, pp:1085-1088 [Conf ] Himanshu Thapliyal , A. Prasad Vinod Design of Reversible Sequential Elements With Feasibility of Transistor Implementation. [Citation Graph (0, 0)][DBLP ] ISCAS, 2007, pp:625-628 [Conf ] Himanshu Thapliyal , Mark Zwolinski Reversible Logic to Cryptographic Hardware: A New Paradigm [Citation Graph (0, 0)][DBLP ] CoRR, 2006, v:0, n:, pp:- [Journal ] Himanshu Thapliyal , Hamid R. Arabnia , A. Prasad Vinod Combined Integer and Floating Point Multiplication Architecture(CIFM) for FPGAs and Its Reversible Logic Implementation [Citation Graph (0, 0)][DBLP ] CoRR, 2006, v:0, n:, pp:- [Journal ] Himanshu Thapliyal , M. B. Srinivas Novel Reversible TSG Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU [Citation Graph (0, 0)][DBLP ] CoRR, 2006, v:0, n:, pp:- [Journal ] Himanshu Thapliyal , M. B. Srinivas VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics [Citation Graph (0, 0)][DBLP ] CoRR, 2006, v:0, n:, pp:- [Journal ] Himanshu Thapliyal , Hamid R. Arabnia Reversible Programmable Logic Array (RPLA) using Fredkin & Feynman Gates for Industrial Electronics and Applications [Citation Graph (0, 0)][DBLP ] CoRR, 2006, v:0, n:, pp:- [Journal ] Himanshu Thapliyal , Hamid R. Arabnia , M. B. Srinivas Reduced Area Low Power High Throughput BCD Adders for IEEE 754r Format [Citation Graph (0, 0)][DBLP ] CoRR, 2006, v:0, n:, pp:- [Journal ] Himanshu Thapliyal , Saurabh Kotiyal , M. B. Srinivas Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format [Citation Graph (0, 0)][DBLP ] CoRR, 2006, v:0, n:, pp:- [Journal ] Himanshu Thapliyal , M. B. Srinivas A New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits [Citation Graph (0, 0)][DBLP ] CoRR, 2006, v:0, n:, pp:- [Journal ] Himanshu Thapliyal , M. B. Srinivas An Extension to DNA Based Fredkin Gate Circuits: Design of Reversible Sequential Circuits using Fredkin Gates [Citation Graph (0, 0)][DBLP ] CoRR, 2006, v:0, n:, pp:- [Journal ] Himanshu Thapliyal , M. B. Srinivas Novel Reversible Multiplier Architecture Using Reversible TSG Gate [Citation Graph (0, 0)][DBLP ] CoRR, 2006, v:0, n:, pp:- [Journal ] Low Power Hierarchical Multiplier and Carry Look-Ahead Architecture. [Citation Graph (, )][DBLP ] Novel Reversible Multiplier Architecture Using Reversible TSG Gate. [Citation Graph (, )][DBLP ] Partial Reversible Gates(PRG) for Reversible BCD Arithmetic. [Citation Graph (, )][DBLP ] Combined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs. [Citation Graph (, )][DBLP ] Conservative QCA Gate (CQCA) for Designing Concurrently Testable Molecular QCA Circuits. [Citation Graph (, )][DBLP ] Design of Reversible Latches Optimized for Quantum Cost, Delay and Garbage Outputs. [Citation Graph (, )][DBLP ] Transistor Realization of Reversible TSG Gate and Reversible Adder Architectures. [Citation Graph (, )][DBLP ] Combined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs [Citation Graph (, )][DBLP ] Partial Reversible Gates(PRG) for Reversible BCD Arithmetic [Citation Graph (, )][DBLP ] Search in 0.003secs, Finished in 0.303secs