Search the dblp DataBase
David L. Rhodes: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Robert P. Dick, David L. Rhodes, Wayne Wolf
TGFF: task graphs for free. [Citation Graph (0, 0)][DBLP]
CODES, 1998, pp:97-101 [Conf] - David L. Rhodes, Wayne Wolf
Overhead effects in real-time preemptive schedules. [Citation Graph (0, 0)][DBLP]
CODES, 1999, pp:193-197 [Conf] - David L. Rhodes, Wayne Wolf
Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication. [Citation Graph (0, 0)][DBLP]
ICCAD, 1999, pp:339-342 [Conf] - David L. Rhodes, Wayne Wolf
Allocation and Data Arrival Design of Hard Real-time Systems. [Citation Graph (0, 0)][DBLP]
ICCD, 1997, pp:393-399 [Conf] - David L. Rhodes, Apostolos Gerasoulis
Scalable Parallelization of Harmonic Balance Simulation. [Citation Graph (0, 0)][DBLP]
IPPS/SPDP Workshops, 1999, pp:1055-1064 [Conf] - David L. Rhodes, Wayne Wolf
Unbalanced Cache Systems. [Citation Graph (0, 0)][DBLP]
MTDT, 1999, pp:16-23 [Conf] - David L. Rhodes, Apostolos Gerasoulis
A Scheduling Approach to Parallel Harmonic Balance Simulation. [Citation Graph (0, 0)][DBLP]
Concurrency - Practice and Experience, 2000, v:12, n:2-3, pp:175-187 [Journal] - David L. Rhodes, Wayne Wolf
Two CoNP-Complete Schedule Analysis Problems. [Citation Graph (0, 0)][DBLP]
Int. J. Found. Comput. Sci., 2001, v:12, n:5, pp:565-580 [Journal] - David L. Rhodes, Wayne Wolf
RAGS-real-analysis ALAP-guided synthesis. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 2001, v:20, n:8, pp:931-941 [Journal]
Search in 0.001secs, Finished in 0.002secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002