Search the dblp DataBase

Publications of Author

1. Neal K. Bambha, Shuvra S. Bhattacharyya, Jürgen Teich, Eckart Zitzler
   Hybrid global/local search strategies for dynamic voltage scaling in embedded multiprocessors. [Citation Graph (0, 0)][DBLP]
   CODES, 2001, pp:243-248 [Conf]
   
2. Neal K. Bambha, Shuvra S. Bhattacharyya
   Communication strategies for shared-bus embedded multiprocessors. [Citation Graph (0, 0)][DBLP]
   EMSOFT, 2005, pp:21-24 [Conf]
   
3. Neal K. Bambha, Shuvra S. Bhattacharyya, Jürgen Teich, Eckart Zitzler
   Systematic Integration of Parameterized Local Search Techniques in Evolutionary Algorithms. [Citation Graph (0, 0)][DBLP]
   GECCO (2), 2004, pp:383-384 [Conf]
   
4. Neal K. Bambha, Shuvra S. Bhattacharyya
   A Joint Power/Performance Optimization Algorithm for Multiprocessor Systems using a Period Graph Construct. [Citation Graph (0, 0)][DBLP]
   ISSS, 2000, pp:91-99 [Conf]
   
5. Neal K. Bambha, Shuvra S. Bhattacharyya, Gary Euliss
   Design Considerations for Optically Connected Systems on Chip. [Citation Graph (0, 0)][DBLP]
   IWSOC, 2003, pp:299-303 [Conf]
   
6. Sean Leventhal, Lin Yuan, Neal K. Bambha, Shuvra S. Bhattacharyya, Gang Qu
   DSP Address Optimization Using Evolutionary Algorithms. [Citation Graph (0, 0)][DBLP]
   SCOPES, 2005, pp:91-98 [Conf]
   
7. Neal K. Bambha, Shuvra S. Bhattacharyya, Jürgen Teich, Eckart Zitzler
   Systematic integration of parameterized local search into evolutionary algorithms. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Evolutionary Computation, 2004, v:8, n:2, pp:137-155 [Journal]
   
8. Neal K. Bambha, Shuvra S. Bhattacharyya
   Joint Application Mapping/Interconnect Synthesis Techniques for Embedded Chip-Scale Multiprocessors. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Parallel Distrib. Syst., 2005, v:16, n:2, pp:99-112 [Journal]
   
9. 
   Parameterized design framework for hardware implementation of particle filters. [Citation Graph (, )][DBLP]