Search the dblp DataBase
Michael Eisenring: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Michael Eisenring, Jürgen Teich
Domain-specific interface generation from dataflow specifications. [Citation Graph (0, 0)][DBLP]
CODES, 1998, pp:43-47 [Conf] - Michael Eisenring, Marco Platzner
Optimization of Run-Time Reconfigurable Embedded Systems. [Citation Graph (0, 0)][DBLP]
FPL, 2000, pp:565-574 [Conf] - Michael Eisenring, Marco Platzner, Lothar Thiele
Communication Synthesis for Reconfigurable Embedded Systems. [Citation Graph (0, 0)][DBLP]
FPL, 1999, pp:205-214 [Conf] - Michael Eisenring, Jürgen Teich
Interfacing Hardware and Software. [Citation Graph (0, 0)][DBLP]
FPL, 1998, pp:520-524 [Conf] - Michael Eisenring, Marco Platzner
An Implementation Framework for Run-time Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
PDPTA, 2000, pp:- [Conf] - Michael Eisenring, Lothar Thiele, Eckart Zitzler
Conflicting Criteria in Embedded System Design. [Citation Graph (0, 0)][DBLP]
IEEE Design & Test of Computers, 2000, v:17, n:2, pp:51-59 [Journal] - Michael Eisenring, Marco Platzner
A Framework for Run-time Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
The Journal of Supercomputing, 2002, v:21, n:2, pp:145-159 [Journal]
Search in 0.001secs, Finished in 0.001secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002