The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Antonio Núñez: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tomás Bautista, Antonio Núñez
    Flexible design of SPARC cores: a quantitative study. [Citation Graph (0, 0)][DBLP]
    CODES, 1999, pp:43-47 [Conf]
  2. Víctor Reyes, Tomás Bautista, Gustavo Marrero, Antonio Núñez, Wido Kruijtzer
    A multicast inter-task communication protocol for embedded multiprocessor systems. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2005, pp:267-272 [Conf]
  3. Juan A. Montiel-Nelson, V. de Armas, Roberto Sarmiento, Antonio Núñez
    A Cell and Macrocell Compiler for GaAs VLSI Full-Custom Design. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:947-948 [Conf]
  4. Juan A. Montiel-Nelson, Saeid Nooshabadi, V. de Armas, Roberto Sarmiento, Antonio Núñez
    High Speed GaAs Subsystem Design using Feed Through Logic. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:509-0 [Conf]
  5. Saeid Nooshabadi, Juan A. Montiel-Nelson, Antonio Núñez, Roberto Sarmiento, J. Sosa
    A Single Phase Latch for High Speed GaAs Domino Circuits. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:760- [Conf]
  6. Víctor Reyes, Wido Kruijtzer, Tomás Bautista, Ghiath Alkadi, Antonio Núñez
    A unified system-level modeling and simulation environment for MPSoC design: MPEG-4 decoder case study. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:474-479 [Conf]
  7. Armando Sánchez-Peña, Pedro P. Carballo, Luz García, Antonio Núñez
    VIPACES, Verification Interface Primitives for the Development of AXI Compliant Elements and Systems. [Citation Graph (0, 0)][DBLP]
    DSD, 2006, pp:305-312 [Conf]
  8. Víctor Reyes, Tomás Bautista, Antonio Núñez
    A Scalable Communication Platform for High Performance Multimedia Applications. [Citation Graph (0, 0)][DBLP]
    ESTImedia, 2003, pp:134-140 [Conf]
  9. Tomás Bautista, Antonio Núñez
    Design of Efficient SPARC Cores for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1999, pp:1236-1239 [Conf]
  10. José Francisco López, Roberto Sarmiento, Antonio Núñez, Kamran Eshraghian, Stefan Lachowicz, Derek Abbott
    Low Power Techniques for Digital GaAs VLSI. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1999, pp:321-324 [Conf]
  11. Sebastián López, Gustavo Marrero Callicó, José Francisco López, Roberto Sarmiento, Antonio Núñez
    Low-cost implementation of a super-resolution algorithm for real-time video applications. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 2005, pp:6130-6133 [Conf]
  12. Juan A. Montiel-Nelson, V. de Armas, Roberto Sarmiento, Antonio Núñez, Saeid Nooshabadi
    A compact layout technique to minimize high frequency switching effects in high speed circuits. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:96-99 [Conf]
  13. Gustavo Marrero Callicó, Antonio Núñez, Rafael Peset Llopis, Ramanathan Sethuraman
    Low-Cost and Real-Time Super-Resolution over a Video Encoder IP. [Citation Graph (0, 0)][DBLP]
    ISQED, 2003, pp:79-84 [Conf]
  14. Tomás Bautista, Antonio Núñez
    Synthesis Experiments and Performance Metrics for Evaluating the Quality of IP Blocks and Megacells. [Citation Graph (0, 0)][DBLP]
    ISQED, 2000, pp:217-226 [Conf]
  15. Juan A. Montiel-Nelson, V. de Armas, Roberto Sarmiento, Antonio Núñez
    A Compact Layout Technique for Reducing Switching Current Effects in High Speed Circuits. [Citation Graph (0, 0)][DBLP]
    ISQED, 2001, pp:223-0 [Conf]
  16. Roberto Sarmiento, V. de Armas, José Francisco López, Juan A. Montiel-Nelson, Antonio Núñez
    A CORDIC processor for FFT computation and its implementation using gallium arsenide technology. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1998, v:6, n:1, pp:18-30 [Journal]
  17. Tomás Bautista, Antonio Núñez
    Quantitative study of the impact of design and synthesis options on processor core performance. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:3, pp:461-473 [Journal]

  18. Design Space Exploration and Performance Analysis for the Modular Design of CVS in a Heterogeneous MPSoC. [Citation Graph (, )][DBLP]


Search in 0.054secs, Finished in 0.055secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002