The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Thomas Benner: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Thomas Benner, Rolf Ernst
    An Approach to Mixed Systems Co-Synthesis. [Citation Graph (0, 0)][DBLP]
    CODES, 1997, pp:9-14 [Conf]
  2. Thomas Benner, Rolf Ernst, Ingo Könenkamp, Ulrich Holtmann, P. Schüler, H.-C. Schaub, N. Serafimov
    FPGA Based Prototyping for Verification and Evaluation in Hardware-Software Cosynthesis. [Citation Graph (0, 0)][DBLP]
    FPL, 1994, pp:251-258 [Conf]
  3. Jörg Henkel, Rolf Ernst, Ulrich Holtmann, Thomas Benner
    Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1994, pp:96-100 [Conf]
  4. W. Ye, Rolf Ernst, Thomas Benner, Jörg Henkel
    Fast Timing Analysis for Hardware-Software Co-Synthesis. [Citation Graph (0, 0)][DBLP]
    ICCD, 1993, pp:452-457 [Conf]
  5. Rolf Ernst, Jörg Henkel, Thomas Benner
    Hardware-Software Cosynthesis for Microcontrollers. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1993, v:10, n:4, pp:64-75 [Journal]

  6. Scalable performance scheduling for hardware-software cosynthesis. [Citation Graph (, )][DBLP]


  7. Model-Based Segmentation of Hippocampal Subfields in Ultra-High Resolution In Vivo MRI. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002