|
Search the dblp DataBase
Guiming Wu:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Jinhui Xu, Guiming Wu, Yong Dou, Yazhuo Dong
Designing a Coarse-Grained Reconfigurable Architecture Using Loop Self-Pipelining. [Citation Graph (0, 0)][DBLP] Asia-Pacific Computer Systems Architecture Conference, 2006, pp:567-573 [Conf]
- Miao Wang, Guiming Wu, Zhiying Wang
Instruction Selection for Subword Level Parallelism Optimizations for Application Specific Instruction Processors. [Citation Graph (0, 0)][DBLP] ISPA, 2007, pp:946-957 [Conf]
- Yong Dou, Jinhui Xu, Guiming Wu
The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining. [Citation Graph (0, 0)][DBLP] ARC, 2007, pp:155-166 [Conf]
A Fine-grained Pipelined Implementation of the LINPACK Benchmark on FPGAs. [Citation Graph (, )][DBLP]
Exploiting Fine-Grained Pipeline Parallelism for Wavefront Computations on Multicore Platforms. [Citation Graph (, )][DBLP]
FPGA accelerating double/quad-double high precision floating-point applications for ExaScale computing. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.003secs
|