The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Guiming Wu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jinhui Xu, Guiming Wu, Yong Dou, Yazhuo Dong
    Designing a Coarse-Grained Reconfigurable Architecture Using Loop Self-Pipelining. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:567-573 [Conf]
  2. Miao Wang, Guiming Wu, Zhiying Wang
    Instruction Selection for Subword Level Parallelism Optimizations for Application Specific Instruction Processors. [Citation Graph (0, 0)][DBLP]
    ISPA, 2007, pp:946-957 [Conf]
  3. Yong Dou, Jinhui Xu, Guiming Wu
    The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining. [Citation Graph (0, 0)][DBLP]
    ARC, 2007, pp:155-166 [Conf]

  4. A Fine-grained Pipelined Implementation of the LINPACK Benchmark on FPGAs. [Citation Graph (, )][DBLP]


  5. Exploiting Fine-Grained Pipeline Parallelism for Wavefront Computations on Multicore Platforms. [Citation Graph (, )][DBLP]


  6. FPGA accelerating double/quad-double high precision floating-point applications for ExaScale computing. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002