The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yazhuo Dong: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jinhui Xu, Guiming Wu, Yong Dou, Yazhuo Dong
    Designing a Coarse-Grained Reconfigurable Architecture Using Loop Self-Pipelining. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:567-573 [Conf]
  2. Yazhuo Dong, Yong Dou, Jie Zhou
    Optimized Generation of Memory Structure in Compiling Window Operations onto Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    ARC, 2007, pp:110-121 [Conf]

  3. A Parameterized Architecture Model in High Level Synthesis for Image Processing Applications. [Citation Graph (, )][DBLP]


  4. Double Precision Hybrid-Mode Floating-Point FPGA CORDIC Co-processor. [Citation Graph (, )][DBLP]


  5. Hybrid-Mode Floating-Point FPGA CORDIC Co-processor. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002