Search the dblp DataBase

Publications of Author

1. Mahesh Mamidipaka, Kamal S. Khouri, Nikil D. Dutt, Magdy S. Abadir
   Analytical models for leakage power estimation of memory array structures. [Citation Graph (0, 0)][DBLP]
   CODES+ISSS, 2004, pp:146-151 [Conf]
   
2. Mahesh Mamidipaka, Nikil D. Dutt
   On-chip Stack Based Memory Organization for Low Power Embedded Architectures. [Citation Graph (0, 0)][DBLP]
   DATE, 2003, pp:11082-11089 [Conf]
   
3. Mahesh Mamidipaka, Kamal S. Khouri, Nikil D. Dutt, Magdy S. Abadir
   IDAP: A Tool for High Level Power Estimation of Custom Array Structures. [Citation Graph (0, 0)][DBLP]
   ICCAD, 2003, pp:113-119 [Conf]
   
4. Mahesh Mamidipaka, Daniel S. Hirschberg, Nikil Dutt
   Low power address encoding using self-organizing lists. [Citation Graph (0, 0)][DBLP]
   ISLPED, 2001, pp:188-193 [Conf]
   
5. Nikil D. Dutt, Daniel S. Hirschberg, Mahesh Mamidipaka
   Efficient Power Reduction Techniques for Time Multiplexed Address Buses. [Citation Graph (0, 0)][DBLP]
   ISSS, 2002, pp:207-212 [Conf]
   
6. Mahesh Mamidipaka, Nikil D. Dutt, Kamal S. Khouri
   A Methodology for Accurate Modeling of Energy Dissipation in Array Structures. [Citation Graph (0, 0)][DBLP]
   VLSI Design, 2003, pp:320-0 [Conf]
   
7. Mahesh Mamidipaka, Kamal S. Khouri, Nikil D. Dutt, Magdy S. Abadir
   IDAP: a tool for high-level power estimation of custom array structures. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 2004, v:23, n:9, pp:1361-1369 [Journal]
   
8. Prabhat Mishra, Mahesh Mamidipaka, Nikil Dutt
   Processor-memory coexploration using an architecture description language. [Citation Graph (0, 0)][DBLP]
   ACM Trans. Embedded Comput. Syst., 2004, v:3, n:1, pp:140-162 [Journal]
   
9. Mahesh Mamidipaka, Daniel S. Hirschberg, Nikil D. Dutt
   Adaptive low-power address encoding techniques using self-organizing lists. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. VLSI Syst., 2003, v:11, n:5, pp:827-834 [Journal]