The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Patrick Lysaght: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Grant Martin, Daniel Gajski, David Goodwin, Patrick Lysaght, Peter Marwedel, Mike Muller, Jeff Welser
    What will system level design be when it grows up? [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2005, pp:123- [Conf]
  2. Brandon Blodget, Scott McMillan, Patrick Lysaght
    A Lightweight Approach for Embedded Reconfiguration of FPGAs. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10399-10401 [Conf]
  3. Ian Robertson, James Irvine, Patrick Lysaght, David Robinson
    Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series. [Citation Graph (0, 0)][DBLP]
    FPGA, 2002, pp:127-135 [Conf]
  4. Adam Donlin, Patrick Lysaght, Brandon Blodget, Gerd Troeger
    A Virtual File System for Dynamically Reconfigurable FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:1127-1129 [Conf]
  5. Holger Eggers, Patrick Lysaght, Hugh Dick, Gordon McGregor
    Fast Reconfigurable Crossbar Switching in FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 1996, pp:297-306 [Conf]
  6. Patrick Lysaght
    Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic. [Citation Graph (0, 0)][DBLP]
    FPL, 1997, pp:183-192 [Conf]
  7. Patrick Lysaght, Hugh Dick, Gordon McGregor, David McConnell, Jon Stockwood
    Prototyping Environment for Dynamically Reconfigurable Logic. [Citation Graph (0, 0)][DBLP]
    FPL, 1995, pp:409-418 [Conf]
  8. Patrick Lysaght, David McConnell, Hugh Dick
    Design Experience with Fine-Grained FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 1994, pp:298-302 [Conf]
  9. Patrick Lysaght, Jon Stockwood, J. Law, D. Girma
    Artificial Neural Network Implementation on a Fine-Grained FPGA. [Citation Graph (0, 0)][DBLP]
    FPL, 1994, pp:421-432 [Conf]
  10. John MacBeth, Patrick Lysaght
    Dynamically Reconfigurable Cores. [Citation Graph (0, 0)][DBLP]
    FPL, 2001, pp:462-472 [Conf]
  11. Gordon McGregor, Patrick Lysaght
    Extending dynamic circuit switching to meet the challenges of new FPGA architectures. [Citation Graph (0, 0)][DBLP]
    FPL, 1997, pp:31-40 [Conf]
  12. Gordon McGregor, Patrick Lysaght
    Self Controlling Dynamic Reconfiguration: A Case Study. [Citation Graph (0, 0)][DBLP]
    FPL, 1999, pp:144-154 [Conf]
  13. Gordon McGregor, David Robinson, Patrick Lysaght
    A Hardwar/Software Co-design Environment for Reconfigurable Logic Systems. [Citation Graph (0, 0)][DBLP]
    FPL, 1998, pp:258-267 [Conf]
  14. N. Pete Sedcole, Brandon Blodget, Tobias Becker, James Anderson, Patrick Lysaght
    Modular Partial Reconfiguration in Virtex FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:211-216 [Conf]
  15. Ian Robertson, James Irvine, Patrick Lysaght, David Robinson
    Improved Functional Simulation of Dynamically Reconfigurable Logic. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:152-161 [Conf]
  16. David Robinson, Patrick Lysaght
    Verification of Dynamically Reconfigurable Logic. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:141-150 [Conf]
  17. David Robinson, Patrick Lysaght
    Modelling and Synthesis of Configuration Controllers for Dynamically Reconfigurable Logic Systems Using the DCS CAD Framework. [Citation Graph (0, 0)][DBLP]
    FPL, 1999, pp:41-50 [Conf]
  18. David Robinson, Patrick Lysaght, Gordon McGregor, Hugh Dick
    Performance evaluation of a full speed PCI initiator and target subsystem using FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 1997, pp:41-50 [Conf]
  19. David Robinson, Gordon McGregor, Patrick Lysaght
    New CAD Framework Extends Simulation of Dynamically Reconfigurable Logic. [Citation Graph (0, 0)][DBLP]
    FPL, 1998, pp:1-8 [Conf]
  20. Neil Woolfries, Patrick Lysaght, Stephen Marshall, Gordon McGregor, David Robinson
    Fast Adaptive Image Processing in FPGAs Using Stack Filters. [Citation Graph (0, 0)][DBLP]
    FPL, 1998, pp:406-410 [Conf]
  21. Patrick Lysaght
    Field Programmable Systems. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:137-140 [Conf]
  22. Patrick Lysaght, Delon Levi
    Of Gates and Wires. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2004, pp:- [Conf]
  23. Patrick Lysaght
    Future Design Tools for Platform FPGAs. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2003, pp:275-0 [Conf]
  24. Patrick Lysaght
    System-Level Design for FPGAs. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2003, pp:4- [Conf]
  25. Patrick Lysaght, P. A. Subrahmanyam
    Guest Editors' Introduction: Advances in Configurable Computing. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2005, v:22, n:2, pp:85-89 [Journal]
  26. Gerald Lucovsky, H. Seo, L. B. Fleming, M. D. Ulrich, J. Lüning, Patrick Lysaght, Gennadi Bersuker
    Intrinsic bonding defects in transition metal elemental oxides. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:9-11, pp:1623-1628 [Journal]
  27. Patrick Lysaght, Brandon Blodget, Jeff Mason, Jay Young, Brendan Bridgford
    Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]
  28. Patrick Lysaght, Jon Stockwood
    A simulation tool for dynamically reconfigurable field programmable gate arrays. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1996, v:4, n:3, pp:381-390 [Journal]

Search in 0.000secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002