The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Hemendra Singh Negi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hemendra Singh Negi, Tulika Mitra, Abhik Roychoudhury
    Accurate estimation of cache-related preemption delay. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2003, pp:201-206 [Conf]
  2. Abhik Roychoudhury, Tulika Mitra, Hemendra Singh Negi
    Analyzing Loop Paths for Execution Time Estimation. [Citation Graph (0, 0)][DBLP]
    ICDCIT, 2005, pp:458-469 [Conf]
  3. Xianfeng Li, Hemendra Singh Negi, Tulika Mitra, Abhik Roychoudhury
    Design space exploration of caches using compressed traces. [Citation Graph (0, 0)][DBLP]
    ICS, 2004, pp:116-125 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002