The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yi-Jung Chen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chia-Lin Yang, Shun-Ying Wang, Yi-Jung Chen
    Branch Behavior Characterization for Multimedia Applications. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:523-530 [Conf]
  2. Yi-Jung Chen, Dyi-Rong Duh, Hun Yunghsiang Sam Han
    A New Modulo (2n+1) Multiplier for IDEA. [Citation Graph (0, 0)][DBLP]
    Security and Management, 2004, pp:318-324 [Conf]
  3. Wei-Hsuan Hung, Yi-Jung Chen, Chia-Lin Yang, Yen-Sheng Chang, Alan P. Su
    An architectural co-synthesis algorithm for energy-aware network-on-chip design. [Citation Graph (0, 0)][DBLP]
    SAC, 2007, pp:680-684 [Conf]
  4. Jaw-Wei Chi, Chia-Lin Yang, Yi-Jung Chen, Jien-Jia Chen
    Cache leakage control mechanism for hard real-time systems. [Citation Graph (0, 0)][DBLP]
    CASES, 2007, pp:248-256 [Conf]
  5. Yi-Jung Chen, Dyi-Rong Duh, Yunghsian Sam Han
    Improved Modulo (2n+1) Multiplier for IDEA. [Citation Graph (0, 0)][DBLP]
    J. Inf. Sci. Eng., 2007, v:23, n:3, pp:911-923 [Journal]

  6. PM-COSYN: PE and memory co-synthesis for MPSoCs. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002