The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Víctor Reyes: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Wido Kruijtzer, Winfried Gehrke, Víctor Reyes, Ghiath Alkadi, Thomas Hinz, Jorn Jöchalsky, Bruno Steux
    The design of a smart imaging core for automotive and consumer applications: a case study. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2005, pp:124-129 [Conf]
  2. Víctor Reyes, Tomás Bautista, Gustavo Marrero, Antonio Núñez, Wido Kruijtzer
    A multicast inter-task communication protocol for embedded multiprocessor systems. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2005, pp:267-272 [Conf]
  3. Víctor Reyes, Wido Kruijtzer, Tomás Bautista, Ghiath Alkadi, Antonio Núñez
    A unified system-level modeling and simulation environment for MPSoC design: MPEG-4 decoder case study. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:474-479 [Conf]
  4. Víctor Reyes, Tomás Bautista, Gustavo Marrero, Pedro P. Carballo, Wido Kruijtzer
    CASSE: A System-Level Modeling and Design-Space Exploration Tool for Multiprocessor Systems-on-Chip. [Citation Graph (0, 0)][DBLP]
    DSD, 2004, pp:476-483 [Conf]
  5. Víctor Reyes, Tomás Bautista, Antonio Núñez
    A Scalable Communication Platform for High Performance Multimedia Applications. [Citation Graph (0, 0)][DBLP]
    ESTImedia, 2003, pp:134-140 [Conf]
  6. Walter H. Tibboel, Victor Reyes, Martin Klompstra, Dennis Alders
    System-Level Design Flow Based on a Functional Reference for HW and SW. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:23-28 [Conf]

  7. Automatically Realising Embedded Systems from High-Level Functional Models. [Citation Graph (, )][DBLP]


  8. Fast and accurate protocol specific bus modeling using TLM 2.0. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002