The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Kayhan Küçükçakar: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kayhan Küçükçakar
    An ASIP design methodology for embedded systems. [Citation Graph (0, 0)][DBLP]
    CODES, 1999, pp:17-21 [Conf]
  2. Rajiv Jain, Kayhan Küçükçakar, Mitch J. Mlinar, Alice C. Parker
    Experience with ADAM Synthesis System. [Citation Graph (0, 0)][DBLP]
    DAC, 1989, pp:56-61 [Conf]
  3. Kayhan Küçükçakar, Alice C. Parker
    Data Path Tradeoffs Using MABAL. [Citation Graph (0, 0)][DBLP]
    DAC, 1990, pp:511-516 [Conf]
  4. Kayhan Küçükçakar, Alice C. Parker
    CHOP: A Constraint-Driven System-Level Partitioner. [Citation Graph (0, 0)][DBLP]
    DAC, 1991, pp:514-519 [Conf]
  5. Jie Gong, Chih-Tung Chen, Kayhan Küçükçakar
    Architectural Rule Checking for High-level Synthesis. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:949-950 [Conf]
  6. Chih-Tung Chen, Kayhan Küçükçakar
    High-level scheduling model and control synthesis for a broad range of design applications. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1997, pp:236-243 [Conf]
  7. Kayhan Küçükçakar
    Analysis of emerging core-based design lifecycle. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1998, pp:445-449 [Conf]
  8. Chih-Tung Chen, Kayhan Küçükçakar
    An Architectural Power Optimization Case Study using High-level Synthesis. [Citation Graph (0, 0)][DBLP]
    ICCD, 1997, pp:562-570 [Conf]
  9. Emre Salman, Eby G. Friedman, Ali Dasdan, Feroze Taraporevala, Kayhan Küçükçakar
    Pessimism Reduction In Static Timing Analysis Using Interdependent Setup and Hold Times. [Citation Graph (0, 0)][DBLP]
    ISQED, 2006, pp:159-164 [Conf]
  10. Ali Dasdan, Jinfeng Liu, Sridhar Tirumala, Kayhan Küçükçakar
    Designing and Validating Process-Variation-Aware Cell Libraries. [Citation Graph (0, 0)][DBLP]
    ISQED, 2007, pp:761-770 [Conf]
  11. Chih-Tung Chen, Kayhan Küçükçakar
    A Source-Level Dynamic Analysis Methodology and Tool for High-Level Synthesis. [Citation Graph (0, 0)][DBLP]
    ISSS, 1997, pp:134-140 [Conf]
  12. Kayhan Küçükçakar, Chih-Tung Chen, Jie Gong, Wim Philipsen, Thomas E. Tkacik
    Matisse: An Architectural Design Tool for Commodity ICs. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1998, v:15, n:2, pp:22-33 [Journal]
  13. Kayhan Küçükçakar, Alice C. Parker
    A methodology and design tools to support system-level VLSI design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1995, v:3, n:3, pp:355-369 [Journal]

Search in 0.017secs, Finished in 0.018secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002