The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Essaid Bensoudane: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Pierre G. Paulin, Chuck Pilkington, Michel Langevin, Essaid Bensoudane, Gabriela Nicolescu
    Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2004, pp:48-53 [Conf]
  2. Pierre G. Paulin, Chuck Pilkington, Essaid Bensoudane
    Network Processing Challenges and an Experimental NPU Platform. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:20064-20069 [Conf]
  3. Pierre G. Paulin, Chuck Pilkington, Essaid Bensoudane, Michel Langevin, Damien Lyonnard
    Application of a Multi-Processor SoC Platform to High-Speed Packet Forwarding. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:58-63 [Conf]
  4. Pierre G. Paulin, Chuck Pilkington, Michel Langevin, Essaid Bensoudane, Olivier Benny, Damien Lyonnard, Bruno Lavigueur, David Lo
    Distributed object models for multi-processor SoC's, with application to low-power multimedia wireless systems. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:482-487 [Conf]
  5. Pierre G. Paulin, Chuck Pilkington, Essaid Bensoudane
    StepNP: A System-Level Exploration Platform for Network Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2002, v:19, n:6, pp:17-26 [Journal]
  6. Pierre G. Paulin, Chuck Pilkington, Michel Langevin, Essaid Bensoudane, Damien Lyonnard, Olivier Benny, Bruno Lavigueur, David Lo, Giovanni Beltrame, V. Gagne, Gabriela Nicolescu
    Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2006, v:14, n:7, pp:667-680 [Journal]
  7. Giovanni Beltrame, Donatella Sciuto, Cristina Silvano, Pierre G. Paulin, Essaid Bensoudane
    An Application Mapping Methodology and Case Study for Multi-Processor On-Chip Architectures. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2006, pp:146-151 [Conf]

  8. Two-level tiling for MPSoC architecture. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002