|
Search the dblp DataBase
Fernando De Bernardinis:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Julio Leao da Silva Jr., Marco Sgroi, Fernando De Bernardinis, Suet-Fei Li, Alberto L. Sangiovanni-Vincentelli, Jan M. Rabaey
Wireless protocols design: challenges and opportunities. [Citation Graph (0, 0)][DBLP] CODES, 2000, pp:147-151 [Conf]
- Fernando De Bernardinis, M. I. Jordan, Alberto L. Sangiovanni-Vincentelli
Support vector machines for analog circuit performance representation. [Citation Graph (0, 0)][DBLP] DAC, 2003, pp:964-969 [Conf]
- Fernando De Bernardinis, Pierluigi Nuzzo, Alberto L. Sangiovanni-Vincentelli
Mixed signal design space exploration through analog platforms. [Citation Graph (0, 0)][DBLP] DAC, 2005, pp:875-880 [Conf]
- Pierluigi Nuzzo, Geert Van der Plas, Fernando De Bernardinis, Liesbet Van der Perre, Bert Gyselinckx, Pierangelo Terreni
A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW. [Citation Graph (0, 0)][DBLP] DAC, 2006, pp:873-878 [Conf]
- Alberto L. Sangiovanni-Vincentelli, Luca P. Carloni, Fernando De Bernardinis, Marco Sgroi
Benefits and challenges for platform-based design. [Citation Graph (0, 0)][DBLP] DAC, 2004, pp:409-414 [Conf]
- Fernando De Bernardinis, Alberto L. Sangiovanni-Vincentelli
A Methodology for System-Level Analog Design Space Exploration. [Citation Graph (0, 0)][DBLP] DATE, 2004, pp:676-677 [Conf]
- V. Giannini, Pierluigi Nuzzo, Fernando De Bernardinis, Jan Craninckx, Boris Come, Stefano D'Amico, Andrea Baschirotto
A synthesis tool for power-efficient base-band filter design. [Citation Graph (0, 0)][DBLP] DATE, 2006, pp:162-163 [Conf]
- Fernando De Bernardinis, Alberto L. Sangiovanni-Vincentelli
Efficient analog platform characterization through analog constraint graphs. [Citation Graph (0, 0)][DBLP] ICCAD, 2005, pp:415-421 [Conf]
- Fernando De Bernardinis, Pierluigi Nuzzo, Alberto L. Sangiovanni-Vincentelli
Robust system level design with analog platforms. [Citation Graph (0, 0)][DBLP] ICCAD, 2006, pp:334-341 [Conf]
- Fernando De Bernardinis, Pierluigi Nuzzo, Pierangelo Terreni, Alberto L. Sangiovanni-Vincentelli
Enriching an analog platform for analog-to-digital converter design. [Citation Graph (0, 0)][DBLP] ISCAS (2), 2005, pp:1286-1289 [Conf]
- Fernando De Bernardinis, Luca Fanucci, T. Ramacciotti, Pierangelo Terreni
A QoS Internet Protocol Scheduler on the IXP1200 Network Platform. [Citation Graph (0, 0)][DBLP] IWSOC, 2003, pp:394-399 [Conf]
- Fernando De Bernardinis, R. Roncella, Roberto Saletti, Pierangelo Terreni, Graziano Bertini
An efficient VLSI architecture for real-time additive synthesis of musical signals. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 1999, v:7, n:1, pp:105-110 [Journal]
Search in 0.001secs, Finished in 0.002secs
|