The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yang Qu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Juha-Pekka Soininen, Jari Kreku, Yang Qu, Martti Forsell
    Fast processor core selection for WLAN modem using mappability estimation. [Citation Graph (0, 0)][DBLP]
    CODES, 2002, pp:61-66 [Conf]
  2. Yang Qu, Juha-Pekka Soininen, Jari Nurmi
    A parallel configuration model for reducing the run-time reconfiguration overhead. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:965-969 [Conf]
  3. Juha-Pekka Soininen, Jari Kreku, Yang Qu
    Mappability Estimation of Architecture and Algorithm. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:1132- [Conf]
  4. Yang Qu, Juha-Pekka Soininen
    Estimating the Utilization of Embedded FPGA Co-Processor. [Citation Graph (0, 0)][DBLP]
    DSD, 2003, pp:214-221 [Conf]
  5. Yang Qu, Kari Tiensyrjä, Juha-Pekka Soininen
    SystemC-based Design Methodology for Reconfigurable System-on-Chip. [Citation Graph (0, 0)][DBLP]
    DSD, 2005, pp:364-371 [Conf]
  6. Yang Qu, Juha-Pekka Soininen, Jari Nurmi
    An Efficient Approach to Hide the Run-Time Reconfiguration from SW Applications. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:648-653 [Conf]
  7. Yang Qu, Kari Tiensyrjä, Kostas Masselos
    System-Level Modeling of Dynamically Reconfigurable Co-processors. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:881-885 [Conf]
  8. Yang Qu, Chuang Lin, Yajuan Li, Zhiguang Shan
    Survivability Analysis of Grid Resource Management System Topology. [Citation Graph (0, 0)][DBLP]
    GCC, 2005, pp:738-743 [Conf]
  9. Yang Qu, Chuang Lin, Yajuan Li, Zhiguang Shan
    Performability Evaluation of Resource Scheduling Algorithms for Computational Grids. [Citation Graph (0, 0)][DBLP]
    GCC, 2006, pp:319-326 [Conf]
  10. Yuanzhuo Wang, Chuang Lin, Yang Yang, Junjie Lv, Yang Qu
    A Game-Based Intrusion Tolerant Mechanism for Grid Service. [Citation Graph (0, 0)][DBLP]
    GCC, 2006, pp:380-386 [Conf]
  11. Yang Qu, Chuang Lin, Yuanzhuo Wang, Zhiguang Shan
    QoS-aware Composite Service Selection in Grids. [Citation Graph (0, 0)][DBLP]
    GCC, 2006, pp:458-465 [Conf]
  12. Yuanzhuo Wang, Chuang Lin, Yang Yang, Yang Qu
    Grid Service Workflow Models and Their Equivalent Simplification Methods. [Citation Graph (0, 0)][DBLP]
    GCC Workshops, 2006, pp:302-307 [Conf]
  13. Ye Hong, Chuang Lin, Yang Qu, Zhiguang Shan
    Performance Modeling of Grid Resource Management and Scheduling Systems. [Citation Graph (0, 0)][DBLP]
    SKG, 2005, pp:92- [Conf]
  14. Chuang Lin, Zhiguang Shan, Ting Liu, Yang Qu, Fengyuan Ren
    Modeling and Inference of Extended Interval Temporal Logic for Nondeterministic Intervals. [Citation Graph (0, 0)][DBLP]
    IEEE Transactions on Systems, Man, and Cybernetics, Part A, 2005, v:35, n:5, pp:682-696 [Journal]
  15. Yang Qu, Juha-Pekka Soininen, Jari Nurmi
    Interactive presentation: Using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:147-152 [Conf]
  16. Konstantinos Masselos, Kari Tiensyrjä, Yang Qu, Nikos S. Voros, Miroslav Cupák, Luc Rijnders, Marko Pettissalo
    System Level Architecture Exploration for Reconfigurable Systems On Chip. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]
  17. Yang Qu, Kari Tiensyrjä, Juha-Pekka Soininen, Jari Nurmi
    System-Level Design for Partially Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2738-2741 [Conf]
  18. Yang Qu, Juha-Pekka Soininen, Jari Nurmi
    A Genetic Algorithm for Scheduling Tasks onto Dynamically Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:161-164 [Conf]
  19. Yang Qu, Juha-Pekka Soininen, Jari Nurmi
    Static scheduling techniques for dependent tasks on dynamically reconfigurable devices. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2007, v:53, n:11, pp:861-876 [Journal]

  20. Improving the Efficiency of Run Time Reconfigurable Devices by Configuration Locking. [Citation Graph (, )][DBLP]


  21. Inside the New Coolstreaming: Principles, Measurements and Performance Implications. [Citation Graph (, )][DBLP]


  22. Application - Platform Performance Modeling and Evaluation. [Citation Graph (, )][DBLP]


  23. Layered UML Workload and SystemC Platform Models. [Citation Graph (, )][DBLP]


  24. Qualitative Cluster Reasoning Framework for Decision Making. [Citation Graph (, )][DBLP]


Search in 0.042secs, Finished in 0.043secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002