|
Search the dblp DataBase
Young-Hwan Park:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Kang Yi, Kyeong-Hoon Jung, Shih-Yang Cheng, Young-Hwan Park, Fadi J. Kurdahi, Ahmed M. Eltawil
Design and Analysis of Low Power Image Filters Toward Defect-Resilient Embedded Memories for Multimedia SoCs. [Citation Graph (0, 0)][DBLP] Asia-Pacific Computer Systems Architecture Conference, 2006, pp:295-308 [Conf]
- Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi, Nikil D. Dutt
System-level power-performance trade-offs in bus matrix communication architecture synthesis. [Citation Graph (0, 0)][DBLP] CODES+ISSS, 2006, pp:300-305 [Conf]
- Fadi J. Kurdahi, Ahmed M. Eltawil, Young-Hwan Park, Rouwaida N. Kanj, Sani R. Nassif
System-Level SRAM Yield Enhancement. [Citation Graph (0, 0)][DBLP] ISQED, 2006, pp:179-184 [Conf]
- Kang Yi, Shih-Yang Cheng, Young-Hwan Park, Fadi J. Kurdahi, Ahmed M. Eltawil
An Alternative Organization of Defect Map for Defect-Resilient Embedded On-Chip Memories. [Citation Graph (0, 0)][DBLP] Asia-Pacific Computer Systems Architecture Conference, 2007, pp:102-113 [Conf]
Methodology for multi-granularity embedded processor power model generation for an ESL design flow. [Citation Graph (, )][DBLP]
System level power estimation methodology with H.264 decoder prediction IP case study. [Citation Graph (, )][DBLP]
Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|