|
Search the dblp DataBase
Francis G. Wolff:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Francis G. Wolff, Michael J. Knieser, Daniel J. Weyer, Christos A. Papachristou
Using codesign techniques to support analog functionality. [Citation Graph (0, 0)][DBLP] CODES, 1999, pp:79-84 [Conf]
- Balkaran S. Gill, Michael Nicolaidis, Francis G. Wolff, Christos A. Papachristou, Steven L. Garverick
An Efficient BICS Design for SEUs Detection and Correction in Semiconductor Memories. [Citation Graph (0, 0)][DBLP] DATE, 2005, pp:592-597 [Conf]
- Balkaran S. Gill, Christos A. Papachristou, Francis G. Wolff
Soft delay error analysis in logic circuits. [Citation Graph (0, 0)][DBLP] DATE, 2006, pp:47-52 [Conf]
- Michael J. Knieser, Francis G. Wolff, Christos A. Papachristou, Daniel J. Weyer, David R. McIntyre
A Technique for High Ratio LZW Compression. [Citation Graph (0, 0)][DBLP] DATE, 2003, pp:10116-10121 [Conf]
- Hani Rizk, Christos A. Papachristou, Francis G. Wolff
Designing Self Test Programs for Embedded DSP Cores. [Citation Graph (0, 0)][DBLP] DATE, 2004, pp:816-823 [Conf]
- Francis G. Wolff, Christos A. Papachristou, David R. McIntyre
Test Compression and Hardware Decompression for Scan-Based SoCs. [Citation Graph (0, 0)][DBLP] DATE, 2004, pp:716-717 [Conf]
- Francis G. Wolff, Christos A. Papachristou
Multiscan-Based Test Compression and Hardware Decompression Using LZ77. [Citation Graph (0, 0)][DBLP] ITC, 2002, pp:331-339 [Conf]
- Balkaran S. Gill, Christos A. Papachristou, Francis G. Wolff
Soft Delay Error Effects in CMOS Combinational Circuits. [Citation Graph (0, 0)][DBLP] VTS, 2004, pp:325-334 [Conf]
- Osama Al-Khaleel, Christos A. Papachristou, Frank Wolff, Kiamal Z. Pekmestzi
A Large Scale Adaptable Multiplier for Cryptographic Applications. [Citation Graph (0, 0)][DBLP] AHS, 2006, pp:477-484 [Conf]
- Andy Podgurski, Wassim Masri, Yolanda McCleese, Francis G. Wolff, Charles Yang
Estimation of Software Reliability by Stratified Sampling. [Citation Graph (0, 0)][DBLP] ACM Trans. Softw. Eng. Methodol., 1999, v:8, n:3, pp:263-283 [Journal]
- Balkaran S. Gill, Christos A. Papachristou, Francis G. Wolff
Interactive presentation: A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA. [Citation Graph (0, 0)][DBLP] DATE, 2007, pp:1460-1465 [Conf]
- Christos A. Papachristou, J. Weaver, R. Vijayakumar, Francis G. Wolff
A Dynamic Reconfigurable Fabric for Platform SoCs. [Citation Graph (0, 0)][DBLP] FPL, 2006, pp:1-4 [Conf]
- Osama Al-Khaleel, Christos A. Papachristou, Francis G. Wolff, Kiamal Z. Pekmestzi
An Elliptic Curve Cryptosystem Design Based on FPGA Pipeline Folding. [Citation Graph (0, 0)][DBLP] IOLTS, 2007, pp:71-78 [Conf]
- Hani Rizk, Christos A. Papachristou, Francis G. Wolff
A Self Test Program Design Technique for Embedded DSP Cores. [Citation Graph (0, 0)][DBLP] J. Electronic Testing, 2006, v:22, n:1, pp:71-87 [Journal]
MERO: A Statistical Approach for Hardware Trojan Detection. [Citation Graph (, )][DBLP]
Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme. [Citation Graph (, )][DBLP]
FPGA-based Design of a Large Moduli Multiplier for Public Key Cryptographic Systems. [Citation Graph (, )][DBLP]
SRAM Cell Design Protected from SEU Upsets. [Citation Graph (, )][DBLP]
SRAM cell design using tri-state devices for SEU protection. [Citation Graph (, )][DBLP]
Avoiding Delay Jitter in Cyber-Physical Systems Using One Way Delay Variations Model. [Citation Graph (, )][DBLP]
An Embedded Flash Memory Vault for Software Trojan Protection. [Citation Graph (, )][DBLP]
Dynamic Evaluation of Hardware Trust. [Citation Graph (, )][DBLP]
An Improved Algorithm to Smooth Delay Jitter in Cyber-Physical Systems. [Citation Graph (, )][DBLP]
Hardware Trojan by Hot Carrier Injection [Citation Graph (, )][DBLP]
Exploiting Semiconductor Properties for Hardware Trojans [Citation Graph (, )][DBLP]
Search in 0.047secs, Finished in 0.048secs
|