The SCEAS System
Navigation Menu

Search the dblp DataBase


Takashi Hasegawa: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Qiang Zhu, Ryosuke Oishi, Takashi Hasegawa, Tsuneo Nakata
    System-on-chip validation using UML and CWL. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2004, pp:92-97 [Conf]
  2. Qiang Zhu, Ryosuke Oishi, Takashi Hasegawa, Tsuneo Nakata
    Integrating UML into SoC Design Process. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:836-837 [Conf]
  3. Keiichiro Hoashi, Kazunori Matsumoto, Naomi Inoue, Kazuo Hashimoto, Takashi Hasegawa, Katsuhiko Shirai
    Experiments on the TREC-9 Filtering Track. [Citation Graph (0, 0)][DBLP]
    TREC, 2000, pp:- [Conf]
  4. Qiang Zhu, Tsuneo Nakata, Masataka Mine, Kenichiro Kuroki, Yoichi Endo, Takashi Hasegawa
    System-on-Chip Verification Process Using UML. [Citation Graph (0, 0)][DBLP]
    UML Satellite Activities, 2004, pp:138-149 [Conf]

  5. Efficiency and Safety of New Radiofrequency Identification System in Japanese Hospital. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002