The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Hristo Nikolov: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hristo Nikolov, Todor Stefanov, Ed F. Deprettere
    Multi-processor system design with ESPAM. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2006, pp:211-216 [Conf]
  2. Hristo Nikolov, Todor Stefanov, Ed F. Deprettere
    Modeling and FPGA Implementation of Applications Using Parameterized Process Networks with Non-Static Parameters. [Citation Graph (0, 0)][DBLP]
    FCCM, 2005, pp:255-263 [Conf]
  3. Hristo Nikolov, Todor Stefanov, Ed F. Deprettere
    Efficient Automated Synthesis, Programing, and Implementation of Multi-Processor Platforms on FPGA Chips. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]

  4. On compile-time evaluation of process partitioning transformations for Kahn process networks. [Citation Graph (, )][DBLP]


  5. A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs. [Citation Graph (, )][DBLP]


  6. Daedalus: toward composable multimedia MP-SoC design. [Citation Graph (, )][DBLP]


  7. Throughput modeling to evaluate process merging transformations in polyhedral process networks. [Citation Graph (, )][DBLP]


  8. Efficient External Memory Interface for Multi-processor Platforms Realized on FPGA Chips. [Citation Graph (, )][DBLP]


  9. Tool Integration and Interoperability Challenges of a System-Level Design Flow: A Case Study. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002