The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Nobu Matsumoto: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hiroaki Tanaka, Yoshinori Takeuchi, Keishi Sakanushi, Masaharu Imai, Yutaka Ota, Nobu Matsumoto, Masaki Nakagawa
    Pack instruction generation for media pUsing multi-valued decision diagram. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2006, pp:154-159 [Conf]
  2. Joseph Dao, Nobu Matsumoto, Tsuneo Hamai, Chusei Ogawa, Shojiro Mori
    A Compaction Method for Full Chip VLSI Layouts. [Citation Graph (0, 0)][DBLP]
    DAC, 1993, pp:407-412 [Conf]
  3. Kazuyoshi Kohno, Nobu Matsumoto
    A New Verification Methodology for Complex Pipeline Behavior. [Citation Graph (0, 0)][DBLP]
    DAC, 2001, pp:816-821 [Conf]
  4. Nobu Matsumoto, Yoko Watanabe, Kimiyoshi Usami, Yukio Sugeno, Hiroshi Hatada, Shojiro Mori
    Datapath Generator Based on Gate-Level Symbolic Layout. [Citation Graph (0, 0)][DBLP]
    DAC, 1990, pp:388-393 [Conf]
  5. Atsushi Mizuno, Kazuyoshi Kohno, Ryuichiro Ohyama, Takahiro Tokuyoshi, Hironori Uetani, Hans Eichel, Takashi Miyamori, Nobu Matsumoto, Masataka Matsui
    Design Methodology and System for a Configurable Media Embedded Processor Extensible to VLIW Architecture. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:2-7 [Conf]

  6. Design and implementation of scalable, transparent threads for multi-core media processor. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002