The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Qianyi Zhang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Qianyi Zhang, Georgios K. Theodoropoulos
    Towards an Asynchronous MIPS Processor. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2003, pp:137-150 [Conf]
  2. Qianyi Zhang, Georgios K. Theodoropoulos
    Modelling SAMIPS: A Synthesisable Asynchronous MIPS Processor. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 2004, pp:205-212 [Conf]
  3. Georgios K. Theodoropoulos, Qianyi Zhang
    A Distributed Colouring Algorithm for Control Hazards in Asynchronous Pipelines. [Citation Graph (0, 0)][DBLP]
    ISPAN, 2004, pp:266-272 [Conf]
  4. Xu Wang, Marta Z. Kwiatkowska, Georgios K. Theodoropoulos, Qianyi Zhang
    Towards a Unifying CSP approach to Hierarchical Verification of Asynchronous Hardware. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2005, v:128, n:6, pp:231-246 [Journal]
  5. Xu Wang, Marta Z. Kwiatkowska, Georgios K. Theodoropoulos, Qianyi Zhang
    Opportunities and Challenges in Process-algebraic Verification of Asynchronous Circuit Designs. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:146, n:2, pp:189-206 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002